Agilex™ 7 FPGAs and SoCs Device Data Sheet: M-Series

ID 769310
Date 7/15/2024
Public
Document Table of Contents

R-Tile Transceiver Performance

Table 47.  R-Tile Transmitter and Receiver Data Rate Performance For specification status, see the Data Sheet Status table
Symbol/Description Condition Transceiver Speed Grade Unit
–1 –2
Supported data rate PCIe* 2.5, 5, 8, 16, 32 2.5, 5, 8, 16, 32 Gbps
CXL 8, 16, 32 Gbps
Table 48.  R-Tile Slow PLL Performance For specification status, see the Data Sheet Status table
Symbol/Description Condition All Transceiver Speed Grades Unit
Min Typ Max
VCO frequency PCIe* 10 GHz
CXL GHz
PLL bandwidth (BWTX-PKG_PLL1)83 PCIe* 2.5 GT/s 1.5 22 MHz
PCIe* 5.0 GT/s 8 16 MHz
PLL bandwidth BWTX-PKG_PLL2)83 PCIe* 2.5 GT/s MHz
PCIe* 5.0 GT/s 5 16 MHz
PLL peaking (PKGTX-PLL1)83 PCIe* 2.5 GT/s 3 dB
PCIe* 5.0 GT/s 3 dB
PLL peaking (PKGTX-PLL2)83 PCIe* 2.5 GT/s dB
PCIe* 5.0 GT/s 1 dB
Table 49.  R-Tile Fast PLL Performance For specification status, see the Data Sheet Status table
Symbol/Description Condition All Transceiver Speed Grades Unit
Min Typ Max
VCO frequency PCIe* 16 GHz
CXL 16 GHz
PLL bandwidth (BWTX-PKG_PLL1)84 PCIe* 8.0 GT/s 0.5 4 MHz
PCIe* 16.0 GT/s 0.5 4 MHz
PCIe* 32.0 GT/s 0.5 1.8 MHz
CXL 8.0 GT/s 0.5 4 MHz
CXL 16.0 GT/s 0.5 4 MHz
CXL 32.0 GT/s 0.5 1.8 MHz
PLL bandwidth (BWTX-PKG_PLL2)84 PCIe* 8.0 GT/s 0.5 5 MHz
PCIe* 16.0 GT/s 0.5 5 MHz
PCIe* 32.0 GT/s
CXL 8.0 GT/s 0.5 5 MHz
CXL 16.0 GT/s 0.5 5 MHz
CXL 32.0 GT/s
PLL peaking (PKGTX-PLL1)84 PCIe* 8.0 GT/s 2 dB
PCIe* 16.0 GT/s 2 dB
PCIe* 32.0 GT/s 2 dB
CXL 8.0 GT/s 2 dB
CXL 16.0 GT/s 2 dB
CXL 32.0 GT/s 2 dB
PLL peaking (PKGTX-PLL2)84 PCIe* 8.0 GT/s 1 dB
PCIe* 16.0 GT/s 1 dB
PCIe* 32.0 GT/s
CXL 8.0 GT/s 1 dB
CXL 16.0 GT/s 1 dB
CXL 32.0 GT/s
83 The Tx PLL bandwidth must lie between the minimum and maximum ranges given in this table. PLL peaking must lie below the value in this table. Note that the PLL bandwidth extends from zero up to the values specified in this table. The PLL bandwidth is defined at the point where its transfer function crosses the –3 dB point.
84 The Tx PLL bandwidth must lie between the minimum and maximum ranges given in this table. PLL peaking must lie below the value in this table. Note that the PLL bandwidth extends from zero up to the values specified in this table. The PLL bandwidth is defined at the point where its transfer function crosses the –3 dB point.