Visible to Intel only — GUID: esm1657772188289
Ixiasoft
GPIO-B Single-Ended I/O Standards Specifications
GPIO-B Single-Ended SSTL, HSTL, HSUL, POD and LVSTL I/O Reference Voltage Specifications
GPIO-B Single-Ended SSTL, HSTL, HSUL, and POD I/O Standards Signal Specifications
GPIO-B Single-Ended LVSTL I/O Standards Specifications
GPIO-B Differential SSTL, HSTL, and HSUL I/O Standards Specifications
GPIO-B Differential POD I/O Standards Specifications
GPIO-B Differential LVSTL I/O Standards Specifications
GPIO-B Differential I/O Standards Specifications
LVDS SERDES Specifications
DPA Lock Time Specifications
LVDS SERDES Soft-CDR Sinusoidal Jitter Tolerance Specifications
Memory Standards Supported
Memory Output Clock Jitter Specifications
Performance Specifications of the HBM2E Interface
Performance Specifications of Network on Chip (NoC)
NOC Reference Clock Requirements
HPS Clock Performance
HPS Internal Oscillator Frequency
HPS PLL Specifications
HPS Cold Reset
HPS SPI Timing Characteristics
HPS SD/MMC Timing Characteristics
HPS USB UPLI Timing Characteristics
HPS Ethernet Media Access Controller (EMAC) Timing Characteristics
HPS I2C Timing Characteristics
HPS NAND Timing Characteristics
HPS Trace Timing Characteristics
HPS GPIO Interface
HPS JTAG Timing Characteristics
HPS Programmable I/O Timing Characteristics
Visible to Intel only — GUID: esm1657772188289
Ixiasoft
R-Tile Transceiver Performance
Symbol/Description | Condition | Transceiver Speed Grade | Unit | |
---|---|---|---|---|
–1 | –2 | |||
Supported data rate | PCIe* | 2.5, 5, 8, 16, 32 | 2.5, 5, 8, 16, 32 | Gbps |
CXL | 8, 16, 32 | — | Gbps |
Symbol/Description | Condition | All Transceiver Speed Grades | Unit | ||
---|---|---|---|---|---|
Min | Typ | Max | |||
VCO frequency | PCIe* | — | 10 | — | GHz |
CXL | — | — | — | GHz | |
PLL bandwidth (BWTX-PKG_PLL1)83 | PCIe* 2.5 GT/s | 1.5 | — | 22 | MHz |
PCIe* 5.0 GT/s | 8 | — | 16 | MHz | |
PLL bandwidth BWTX-PKG_PLL2)83 | PCIe* 2.5 GT/s | — | — | — | MHz |
PCIe* 5.0 GT/s | 5 | — | 16 | MHz | |
PLL peaking (PKGTX-PLL1)83 | PCIe* 2.5 GT/s | — | — | 3 | dB |
PCIe* 5.0 GT/s | — | — | 3 | dB | |
PLL peaking (PKGTX-PLL2)83 | PCIe* 2.5 GT/s | — | — | — | dB |
PCIe* 5.0 GT/s | 1 | — | — | dB |
Symbol/Description | Condition | All Transceiver Speed Grades | Unit | ||
---|---|---|---|---|---|
Min | Typ | Max | |||
VCO frequency | PCIe* | — | 16 | — | GHz |
CXL | — | 16 | — | GHz | |
PLL bandwidth (BWTX-PKG_PLL1)84 | PCIe* 8.0 GT/s | 0.5 | — | 4 | MHz |
PCIe* 16.0 GT/s | 0.5 | — | 4 | MHz | |
PCIe* 32.0 GT/s | 0.5 | — | 1.8 | MHz | |
CXL 8.0 GT/s | 0.5 | — | 4 | MHz | |
CXL 16.0 GT/s | 0.5 | — | 4 | MHz | |
CXL 32.0 GT/s | 0.5 | — | 1.8 | MHz | |
PLL bandwidth (BWTX-PKG_PLL2)84 | PCIe* 8.0 GT/s | 0.5 | — | 5 | MHz |
PCIe* 16.0 GT/s | 0.5 | — | 5 | MHz | |
PCIe* 32.0 GT/s | — | — | — | — | |
CXL 8.0 GT/s | 0.5 | — | 5 | MHz | |
CXL 16.0 GT/s | 0.5 | — | 5 | MHz | |
CXL 32.0 GT/s | — | — | — | — | |
PLL peaking (PKGTX-PLL1)84 | PCIe* 8.0 GT/s | — | — | 2 | dB |
PCIe* 16.0 GT/s | — | — | 2 | dB | |
PCIe* 32.0 GT/s | — | — | 2 | dB | |
CXL 8.0 GT/s | — | — | 2 | dB | |
CXL 16.0 GT/s | — | — | 2 | dB | |
CXL 32.0 GT/s | — | — | 2 | dB | |
PLL peaking (PKGTX-PLL2)84 | PCIe* 8.0 GT/s | — | — | 1 | dB |
PCIe* 16.0 GT/s | — | — | 1 | dB | |
PCIe* 32.0 GT/s | — | — | — | — | |
CXL 8.0 GT/s | — | — | 1 | dB | |
CXL 16.0 GT/s | — | — | 1 | dB | |
CXL 32.0 GT/s | — | — | — | — |
83 The Tx PLL bandwidth must lie between the minimum and maximum ranges given in this table. PLL peaking must lie below the value in this table. Note that the PLL bandwidth extends from zero up to the values specified in this table. The PLL bandwidth is defined at the point where its transfer function crosses the –3 dB point.
84 The Tx PLL bandwidth must lie between the minimum and maximum ranges given in this table. PLL peaking must lie below the value in this table. Note that the PLL bandwidth extends from zero up to the values specified in this table. The PLL bandwidth is defined at the point where its transfer function crosses the –3 dB point.