Agilex™ 7 FPGAs and SoCs Device Data Sheet: M-Series

ID 769310
Date 7/15/2024
Public
Document Table of Contents

Memory Block Specifications

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to 50% output duty cycle. Use the Intel Quartus® Prime software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in fMAX.

Table 34.  Memory Block Performance Specifications For specification status, see the Data Sheet Status table
Memory Mode Performance Unit
–1V –2V –3V, –3E
MLAB Single-port RAM/ROM

Simple dual-port RAM

1,000 782 667 MHz
Simple dual-port RAM with read-during-write option set to New Data or Old Data 630 510 460 MHz
M20K Block62 Single-port RAM/ROM

Simple dual-port RAM

1,000 (HS)

850 (LP)

782 (HS)

664 (LP)

667 (HS)

567 (LP)

MHz
Simple dual-port RAM, coherent read enabled 1,000 (HS)

850 (LP)

782 (HS)

664 (LP)

667 (HS)

567 (LP)

MHz
Single-port RAM with the read-during-write option set to Old Data

Simple dual-port RAM with the read-during-write option set to Old Data

800 (HS)

680 (LP)

640 (HS)

540 (LP)

560 (HS)

476 (LP)

MHz
Simple dual-port RAM with ECC enabled, 512 × 32 600 (HS)

500 (LP)

480 (HS)

400 (LP)

420 (HS)

357 (LP)

MHz
Simple dual-port RAM with ECC, optional pipeline registers enabled, 512 × 32 1,000 (HS)

850 (LP)

782 (HS)

664 (LP)

667 (HS)

567 (LP)

MHz
Dual-port ROM

True dual-port RAM

600 (HS) 500 (HS) 420 (HS) MHz
Simple quad-port RAM 600 (HS) 500(HS) 420 (HS) MHz
Fabric NoC write/read 700 (HS/LP) 700 (HS) 500 (HS/LP) MHz
62 For M20K block, timing/power optimization feature is available. The available options are High Speed (HS) and Low Power (LP). For details on this timing/power optimization feature, refer to the related information.