Quartus® Prime Pro Edition Settings File Reference Manual

ID 683296
Date 7/08/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

CDC_SYSTEMVERILOG_FILE

Associates a CDC SystemVerilog HDL source file with this project.

Type

File name

Device Support

  • This setting can be used in projects targeting any Intel FPGA device family.

Notes

The value of this assignment is case sensitive.

Syntax

set_global_assignment -name CDC_SYSTEMVERILOG_FILE <value>