Visible to Intel only — GUID: yqn1686769169554
Ixiasoft
6.1. Synthesis Tool
6.2. Device Resource Reports
6.3. Quartus® Prime Message
6.4. Design Assistant Design Rule Checking
6.5. Timing Constraints and Analysis
6.6. Area and Timing Optimization
6.7. Preserving Performance and Reducing Compilation Time
6.8. Designing with Hyperflex®
6.9. Simulation
6.10. Power Analysis
6.11. Design Implementation, Analysis, Optimization and Verification Revision History
Visible to Intel only — GUID: yqn1686769169554
Ixiasoft
5.4.5. Configuration Pin Connections
Number | Done? | Checklist Item |
---|---|---|
1 | Check that all configuration pin connections and pull-up/pull-down resistors are set correctly for your configuration schemes. |
Depending on your configuration scheme, different pull-up/pull-down resistor or signal integrity requirements might apply. Some configuration pins also have specific requirements if unused. It is very important to connect the configuration pins correctly. The following guidelines address the common issues.
For more information, refer to Agilex™ 5 Device Family Pin Connection Guidelines.