Visible to Intel only — GUID: nik1412546920054
Ixiasoft
5.1. Understanding the Design Steps for CvP Initialization Mode
5.2. Understanding the Design Steps for CvP Initialization Mode with the Revision Design Flow
5.3. Understanding the Design Steps for CvP Update Mode
5.4. Bringing Up the Hardware
5.5. CvP Debugging Check List
5.6. Known Issues and Solutions
5.2.1. Downloading and Generating the High Performance Reference Design
5.2.2. Workaround for a Known Issue with Transceiver Reconfiguration Controller IP Core
5.2.3. Creating an Alternate user_led.v File for the Reconfigurable Core Region
5.2.4. Setting up CvP Parameters for CvP Initialization Mode
5.2.5. Creating CvP Revisions of the Core Logic Region Using the CvP Revision Design Flow
5.2.6. Compiling both the Base and cvp_app Revisions in the CvP Revision Design Flow
5.2.7. Splitting the SOF File for the CvP Initialization Mode with the CvP Revision Design Flow
5.3.1. Downloading and Generating the High Performance Reference Design
5.3.2. Workaround for a Known Issue with Transceiver Reconfiguration Controller IP Core
5.3.3. Creating an Alternate user_led.v File for the Reconfigurable Core Region
5.3.4. Setting up CvP Parameters for CvP Update Mode
5.3.5. Creating CvP Revisions of the Core Logic Region Using the CvP Revision Design Flow
5.3.6. Compiling the Design for the CvP Update Mode
5.3.7. Splitting the SOF File for the CvP Update Design Mode
5.3.8. Splitting the SOF File for the CvP Update Mode with the CvP Revision Design Flow
6.3.1. Altera-defined Vendor Specific Capability Header Register
6.3.2. Altera-defined Vendor Specific Header Register
6.3.3. Altera Marker Register
6.3.4. CvP Status Register
6.3.5. CvP Mode Control Register
6.3.6. CvP Data Registers
6.3.7. CvP Programming Control Register
6.3.8. Uncorrectable Internal Error Status Register
6.3.9. Uncorrectable Internal Error Mask Register
6.3.10. Correctable Internal Error Status Register
6.3.11. Correctable Internal Error Mask Register
Visible to Intel only — GUID: nik1412546920054
Ixiasoft
5.4.2. Installing Jungo WinDriver in Linux Systems
- Navigate to <Quartus Prime installation path>/quartus/drivers/wdrvr/Linux<32 or 64> .
- Run the following commands:
- ./configure --disable-usb-support
- make
- su
- make install
- You can change the permissions for the device file. For example, chmod 666 /dev/windrvr6.
- For 64-bit Linux systems, set the Quartus_64BIT environment variable before you run quartus_cvp using the following command:
- export QUARTUS_64BIT=1
- You can use the quartus_cvp command to download *core .rbf files to your FPGA. The following table lists the quartus_cvp commands for all modes.
Table 25. Syntax for quartus_cvp Commands Mode quartus_cvp Command Uncompressed quartus_cvp --vid=<Vendor ID> --did=<Device ID> <Core .rbf file path> Unencrypted Compressed quartus_cvp -c --vid=<Vendor ID> --did=<Device ID> <Core .rbf file path> Encrypted quartus_cvp -e --vid=<Vendor ID> --did=<Device ID> <Core .rbf file path> Compressed and encrypted quartus_cvp -c -e --vid=<Vendor ID> --did=<Device ID> <Core .rbf file path>