Visible to Intel only — GUID: nik1412546866340
Ixiasoft
5.1. Understanding the Design Steps for CvP Initialization Mode
5.2. Understanding the Design Steps for CvP Initialization Mode with the Revision Design Flow
5.3. Understanding the Design Steps for CvP Update Mode
5.4. Bringing Up the Hardware
5.5. CvP Debugging Check List
5.6. Known Issues and Solutions
5.2.1. Downloading and Generating the High Performance Reference Design
5.2.2. Workaround for a Known Issue with Transceiver Reconfiguration Controller IP Core
5.2.3. Creating an Alternate user_led.v File for the Reconfigurable Core Region
5.2.4. Setting up CvP Parameters for CvP Initialization Mode
5.2.5. Creating CvP Revisions of the Core Logic Region Using the CvP Revision Design Flow
5.2.6. Compiling both the Base and cvp_app Revisions in the CvP Revision Design Flow
5.2.7. Splitting the SOF File for the CvP Initialization Mode with the CvP Revision Design Flow
5.3.1. Downloading and Generating the High Performance Reference Design
5.3.2. Workaround for a Known Issue with Transceiver Reconfiguration Controller IP Core
5.3.3. Creating an Alternate user_led.v File for the Reconfigurable Core Region
5.3.4. Setting up CvP Parameters for CvP Update Mode
5.3.5. Creating CvP Revisions of the Core Logic Region Using the CvP Revision Design Flow
5.3.6. Compiling the Design for the CvP Update Mode
5.3.7. Splitting the SOF File for the CvP Update Design Mode
5.3.8. Splitting the SOF File for the CvP Update Mode with the CvP Revision Design Flow
6.3.1. Altera-defined Vendor Specific Capability Header Register
6.3.2. Altera-defined Vendor Specific Header Register
6.3.3. Altera Marker Register
6.3.4. CvP Status Register
6.3.5. CvP Mode Control Register
6.3.6. CvP Data Registers
6.3.7. CvP Programming Control Register
6.3.8. Uncorrectable Internal Error Status Register
6.3.9. Uncorrectable Internal Error Mask Register
6.3.10. Correctable Internal Error Status Register
6.3.11. Correctable Internal Error Mask Register
Visible to Intel only — GUID: nik1412546866340
Ixiasoft
5.3.5. Creating CvP Revisions of the Core Logic Region Using the CvP Revision Design Flow
This section provides the instructions to create CvP revisions for the reconfigurable core logic region that can be updated. The remainder of the design is treated as a static core region.
Follow these steps to create the base version of the core logic:
- On the Assignments menu, select Settings and then select Files.
- In the File name box, Browse and select user_led.v, then click Add.
- Click OK.
- Run Analysis & Synthesis so that the Quartus Prime software parses the design to create a design hierarchy that includes the user_led instance.
- To set user_led as a design partition, right click user_led:user_led in the design hierarchy and select Design Partition. A small red box appears next to user_led :user:led indicating that it is a separate partition. (If you perform the same steps again, you remove the separate design partition from user_led:user_led.) The following image illustrates this step.
Figure 43. Setting a Design Partition
- Click the Design Partitions Window at the bottom of the menu cascade shown in the figure above. The Design Partitions Window appears.
- To add the Allow Multiple Personas column to the Design Partitions Window , right click on the top bar of Design Partition Window next to the Color heading and select Allow Multiple Personas from the list as shown in the following figure.
Figure 44. Allowing Multiple Personas
- Click the core instance user_led:user_led and set Allow Multiple Personas to On .
- Click in the Netlist Type column and set the user_led:user_led Netlist Type to Source File.
- Follow these steps to create a CvP revision for the modified project.
- Under the Revisions tab, right click on the Revision top and select Create CvP Revision. The Create CvP Revision dialog box appears.
- For the Revision Name type cvp_app and click OK to create a CvP revision as illustrated in the following figure.
Figure 45. Specifying Revision Name
- Save the Quartus Prime project.
- Change the CvP revision in the Quartus Prime software design revision list as shown in the following figure.
Figure 46. Changing the CvP Revision
- To remove user_led.v from the cvp_app revision, on the Assignments menu, select Settings , then select Files.
This is the original user_led.v file that turns on the LED when the LTSSM enters the Polling.Compliance state.
- In the Files list, click user_led.v, then click Remove.
- To add cvp_app_src/user_led.v for the cvp_app revision, in the File name box, click Browse and browse to cvp_app_src/user_led.v, then click Add.
This is the modified user_led.v file that turns on the LED when the bit[23] of a counter is one.
- In the File name box, click Browse and browse to cvp_app_src/user_led.v, then click Add.
- Click OK.
- In the Partition Name window, select user_led:user_led and change the Netlist Type to Source File and turn On Allow Multiple Personas.
- Change back to the top revision in the Quartus Prime software design revision list.