Low Latency 40G Ethernet Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs

ID 813652
Date 7/22/2024
Public
Document Table of Contents

4.3. TX MAC Datapath

Figure 7. TX Datapath Block Diagram
Figure 8. TX MAC Block Diagram