Visible to Intel only — GUID: pyg1707466697366
Ixiasoft
1. About the Low Latency 40G Ethernet Intel® FPGA IP
2. Low Latency 40G Ethernet Intel® FPGA IP Parameters
3. Getting Started
4. Functional Description
5. Clocking and Reset Requirements
6. Interfaces and Signal Descriptions
7. Control, Status, and Statistics Register Descriptions
8. Comparison Between Various Low Latency 40G Ethernet Intel® FPGA IPs
9. Document Revision History for Low Latency 40G Ethernet Intel® FPGA IP User Guide: Agilex™ 5 FPGAs and SoCs
6.1. TX MAC Interface to User Logic
6.2. RX MAC Interface to User Logic
6.3. GTS Transceivers Signals
6.4. GTS Transceiver Reconfiguration Signals
6.5. Avalon® Memory-Mapped Management Interface
6.6. Miscellaneous Status and Debug Signals
6.7. Reset Signals
6.8. Clocks
6.9. Flow Control Interface
6.10. GTS Reset Sequencer Intel® FPGA IP
Visible to Intel only — GUID: pyg1707466697366
Ixiasoft
4.3.4. TX CRC Insertion/Passthrough
If CRC insertion mode is selected, the IP inserts a 32-bit Frame Check Sequence (FCS), a CRC-32 checksum, in outgoing Ethernet frames. If CRC passthrough mode is selected, the IP does not insert the CRC-32 sequence in outgoing Ethernet packets; the CRC comes in on the user interface.