Visible to Intel only — GUID: sam1412661773723
Ixiasoft
ALTDQ_DQS2 Features
ALTDQ_DQS2 Device Support
Resource Utilization and Performance
ALTDQ_DQS2 Parameter Settings
ALTDQ_DQS2 Data Paths
ALTDQ_DQS2 Ports
Dynamic Reconfiguration for ALTDQ_DQS2
Stratix V Design Example
Arria V Design Example
IP-Generate Command
ALTDQ_DQS2 IP Core User Guide Archives
Document Revision History
I/O Configuration Block Bit Sequence for Arria V GZ and Stratix V Devices
DQS Configuration Block Bit Sequence for Arria V GZ and Stratix V Devices
I/O Configuration Block Bit Sequence for Arria V and Cyclone V Devices
DQS Configuration Block Bit Sequence for Arria V and Cyclone V Devices
Example Usage of Dynamic Reconfiguration for ALTDQ_DQS2
Visible to Intel only — GUID: sam1412661773723
Ixiasoft
Side Write Operation
The side write operation begins between 19.011 ms and 19.067 ms. The data written out from the DQS driver is also stored in check_fifo.
The following figure shows the waveform for the side write operation.
Side Write Operation Waveform
Note: The incoming data at dq is edge-aligned to the dqs_agent_to_ios.