Visible to Intel only — GUID: lga1673461020028
Ixiasoft
3.2. Power-Up Sequence Requirements
The following figure shows the voltage groups of the Agilex™ 5 devices and their required power-up sequence.
For more information about the VCCBAT connection guidelines and power supply sharing guidelines, refer to the Pin Connection Guidelines: Agilex™ 5 FPGAs and SoCs .
Power Group | FPGA Core and Hard Processor System (HPS) |
---|---|
Group 1 | VCC VCCP VCCL_ADC_SDM VCC_IO_SDM VCCL_SDM VCCH_SDM VCCPLLDIG_SDM VCCL_HPS VCCL_HPS_CORE0_CORE1 VCCL_HPS_CORE2 VCCL_HPS_CORE3 VCCPLLDIG1_HPS VCCPLLDIG2_HPS VCC_HSSI_[L1,R4] VCCERT_GTS[L1,R4][A,B,C,D] |
Group 2A | VCCPT_HVIO VCCFUSEWR_SDM VCCIO_SDM VCCIO_HPS VCCPT VCCPLL_SDM VCCADC VCCPLL1_HPS VCCPLL2_HPS VCCEHT_GTS[L1,R4][A,B,C,D] |
Group 2B | VCCIO_PIO VCCIO_HVIO VCCIO_PIO_SDM VCCRCORE |
All power rails in Group 1 must ramp up (in any order) to a minimum of 90% of their respective nominal voltage before the power rails from Group 2A can start ramping up. The power rails within Group 2A can ramp up in any order after the last power rail in Group 1 ramps to the minimum threshold of 90% of its nominal voltage. All power rails in Group 2A must ramp to a minimum threshold of 90% of their nominal value before the Group 2B power rails can start ramping up. The power rails within Group 2B can ramp up in any order after the last power rail in Group 2A ramps up to a minimum threshold of 90% of their full value. For more information, refer to the Pin Connection Guidelines: Agilex™ 5 FPGAs and SoCs .
All power rails must ramp up monotonically. The power-up sequence must meet the POR delay time. For the POR specifications of the Agilex™ 5 devices, refer to the POR Specifications section in the Agilex™ 5 FPGAs and SoCs Device Data Sheet .
For configuration via protocol (CvP), the total tRAMP must be less than 10 ms from the first power supply ramp-up to the last power supply ramp-up. For the tRAMP specifications, refer to the Recommended Operating Conditions section in the Agilex™ 5 FPGAs and SoCs Device Data Sheet .
For Agilex™ 5 devices, Altera recommends that you reverse the power-up sequence when you power down your device.