Power Management User Guide: Agilex™ 5 FPGAs and SoCs

Download PDF
ID 813161
Date 11/04/2024
Public
Document Table of Contents
Document Table of Contents x
1. Agilex™ 5 Power Management Overview 2. Agilex™ 5 Power Basics 3. Agilex™ 5 Power and I/O State Sequencing 4. Agilex™ 5 Sensor Monitoring System 5. Agilex™ 5 Power Optimization Techniques and Features 6. Document Revision History for the Power Management User Guide: Agilex™ 5 FPGAs and SoCs
1. Agilex™ 5 Power Management Overview x
1.1. Power System Design Phases 1.2. Power Supplies
1.1. Power System Design Phases x
1.1.1. Choosing a Power Tree 1.1.2. Power Estimation 1.1.3. Power Optimization 1.1.4. Power Generation
2. Agilex™ 5 Power Basics x
2.1. Power Consumption 2.2. Power Estimation Basics 2.3. Power and Thermal Calculator 2.4. Power Analyzer
3. Agilex™ 5 Power and I/O State Sequencing x
3.1. Overview 3.2. Power-Up Sequence Requirements 3.3. Floating Voltage 3.4. Power-On Reset
3.2. Power-Up Sequence Requirements x
3.2.1. Guidelines for I/O Pins in HSIO, HVIO, HPS IO, and SDM IO Banks During Power Sequencing
3.4. Power-On Reset x
3.4.1. Power Supplies Monitored by the POR Circuitry
4. Agilex™ 5 Sensor Monitoring System x
4.1. Voltage Monitoring System 4.2. Temperature Monitoring System 4.3. Sensors Design Considerations
4.1. Voltage Monitoring System x
4.1.1. Voltage Sensor Transfer Function 4.1.2. Voltage Sensor Voltage Reference Pins
4.2. Temperature Monitoring System x
4.2.1. Local Temperature Sensor 4.2.2. Remote Temperature Sensing Diode 4.2.3. Temperature Sensor Locations 4.2.4. Retrieving Local Temperature Sensor Reading 4.2.5. Temperature Sensor Error Codes
4.3. Sensors Design Considerations x
4.3.1. Voltage Monitor Design Guidelines 4.3.2. Guidelines: Connecting External Reference to the Agilex™ 5 Voltage Reference Pins 4.3.3. Temperature Monitor Design Guidelines 4.3.4. Guidelines: Calibrate Temperature Sensing Chip Interfacing the Agilex™ 5 Remote TSD
5. Agilex™ 5 Power Optimization Techniques and Features x
5.1. SmartVID Standard Power Devices 5.2. DSP and M20K Power Gating 5.3. Clock Gating 5.4. Power Sense Line 5.5. Power Optimization Techniques in the Quartus® Prime Software
5.1. SmartVID Standard Power Devices x
5.1.1. SmartVID Feature Implementation in Agilex™ 5 Devices 5.1.2. SDM Power Manager 5.1.3. Temperature Compensation 5.1.4. Agilex™ 5 Power Management and VID Implementation Guide
5.1.2. SDM Power Manager x
5.1.2.1. PMBus Master Mode 5.1.2.2. PMBus Slave Mode 5.1.2.3. Fail Safe Mechanism 5.1.2.4. Fault Management and Error Reporting
5.1.4. Agilex™ 5 Power Management and VID Implementation Guide x
5.1.4.1. Specifying Power Management and VID Parameters and Options
5.1.4.1. Specifying Power Management and VID Parameters and Options x
5.1.4.1.1. Configuration Pin Parameters 5.1.4.1.2. Power Management and VID Parameters 5.1.4.1.3. Power Management and VID Interface QSF Constraint Guide
1. Agilex™ 5 Power Management Overview
2. Agilex™ 5 Power Basics
3. Agilex™ 5 Power and I/O State Sequencing
4. Agilex™ 5 Sensor Monitoring System
5. Agilex™ 5 Power Optimization Techniques and Features
6. Document Revision History for the Power Management User Guide: Agilex™ 5 FPGAs and SoCs

6. Document Revision History for the Power Management User Guide: Agilex™ 5 FPGAs and SoCs

Document Version Changes
2024.11.04
  • Updated Power Consumption to include definition for standby power.
  • Updated the note about VCCBAT and power-up sequence recommendation in Power-Up Sequence Requirements.
  • Added OSC_CLK_1 requirement in Guidelines for I/O Pins in GPIO, HPS, SDM Banks, and UIB Subsystem During Power Sequencing.
  • Updated Table: Power Management and VID Parameters:
    • Added new parameter—Voltage Monitor Source.
    • Updated parameter value for Slave device type from LTC3882 to LTC3882-1.
    • Updated the description for the Slave device type parameter.
  • Updated Voltage Sensor Voltage Reference Pins.
  • Updated the VID voltage range from "679 mV to 927 mV" to "0.7 V to 0.9 V" in SmartVID Feature Implementation in Agilex™ 5 Devices.
  • Updated the SmartVID regulator voltage range in Table: SmartVID Regulator Requirements from "0.7 V – 0.9 V" to "0.6 V – 1.0 V".
  • Added SDM_IO9 to the list of values for the Use PWRMGT_ALERT output parameter in Table: Configuration Pin Parameters.
2024.07.08
  • Updated Figure: Relationship Between tRAMP and POR Delay.
  • Added a new topic—Floating Voltage.
  • Updated the Agilex™ 5 Sensor Monitoring System section:
    • Updated Figure: Temperature Sensing Diode Locations.
    • Updated Table: Local Temperature Sensor Locations and Corresponding Bank Names.
    • Updated the Catastrophic Trip Signal information in the Local Temperature Sensor section.
    • Updated support channel for location number 1 in Table: Local Temperature Sensor Locations and Equivalent Remote TSD Pin Names.
    • Updated the information related to the Specify the local TSDs to read function in Table: Sensor Mask Function for Each Local TSD Location.
    • Updated the information related to the temperature from all local TSDs in location 1 and the highest temperature in the location in Table: Examples for Reading Temperature through the SDM Mailbox.
  • Updated the footnote in sequence 9 in Table: Stage Flow for the External PMBus Master when the PWRMGT_ALERT Signal is Asserted and STATUS_BYTE=0 for clarity.
  • Made editorial edits throughout the document.
2024.04.01 Initial release.
Level Two Title