Visible to Intel only — GUID: dfi1641373213090
Ixiasoft
1. About the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
2. Low Latency Ethernet 10G MAC Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. Low Latency Ethernet 10G MAC Intel® FPGA IP Parameters
6. Interface Signals
7. Configuration Registers
8. Document Revision History for the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
3.1. Introduction to Intel® FPGA IP Cores
3.2. Installing and Licensing Intel® FPGA IP Cores
3.3. Specifying the IP Core Parameters and Options ( Intel® Quartus® Prime Pro Edition)
3.4. Generated File Structure
3.5. Simulating Intel® FPGA IP Cores
3.6. Upgrading the Low Latency Ethernet 10G MAC Intel® FPGA IP Core
3.7. Low Latency Ethernet 10G MAC Intel® FPGA IP Design Examples
Visible to Intel only — GUID: dfi1641373213090
Ixiasoft
4.5.3.1. Unicast Frame Filtering
When unicast frame filtering is enabled, the MAC compares if the "Destination Address" field of a received frame matches its primary MAC address (pre-programmed). If the result does not match, the frame is dropped internally. The unicast statistic vector and counter are unchanged.
When the unicast frame filtering is disabled, the MAC accepts all unicast frames.