F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide

ID 720985
Date 4/01/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.8. Supported PHYs

You can connect the LL 10GbE MAC IP core to a PHY IP core using XGMII interfaces.

Table 14.  Supported PHY
Operating Mode PHY
10M/100M/1G/2.5G/5G/10G (USXGMII) 1G/2.5G/5G/10G Multi-rate Ethernet PHY (NBASE-T)