Visible to Intel only — GUID: nta1642821936823
Ixiasoft
1. About the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
2. Low Latency Ethernet 10G MAC Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. Low Latency Ethernet 10G MAC Intel® FPGA IP Parameters
6. Interface Signals
7. Configuration Registers
8. Document Revision History for the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
3.1. Introduction to Intel® FPGA IP Cores
3.2. Installing and Licensing Intel® FPGA IP Cores
3.3. Specifying the IP Core Parameters and Options ( Intel® Quartus® Prime Pro Edition)
3.4. Generated File Structure
3.5. Simulating Intel® FPGA IP Cores
3.6. Upgrading the Low Latency Ethernet 10G MAC Intel® FPGA IP Core
3.7. Low Latency Ethernet 10G MAC Intel® FPGA IP Design Examples
Visible to Intel only — GUID: nta1642821936823
Ixiasoft
6.5.2. Avalon® Streaming RX Data Interface Signals
Signal | Direction | Width | Description |
---|---|---|---|
avalon_st_rx_startofpacket | Out | 1 | When asserted, indicates the beginning of the RX data. |
avalon_st_rx_endofpacket | Out | 1 | When asserted, indicates the end of the RX data. |
avalon_st_rx_valid | Out | 1 | When asserted, indicates that the avalon_st_rx_data[] signal and other signals on this interface are valid. |
avalon_st_rx_ready | In | 1 | Assert this signal when the client is ready to accept data. |
avalon_st_rx_error[] | Out | 6 | This signal indicates one or more errors in the current packet being transferred on the Avalon® streaming RX interface. It is qualified by the avalon_st_rx_valid and avalon_st_rx_ready signals and aligned to the end of packet.
|
avalon_st_rx_data[] | Out | 32/64 | RX data to the client. The MAC IP core sends the RX data to the client in this order: avalon_st_rx_data[31:24], avalon_st_rx_data[23:16], and so forth. The width is 64 bits when you enable the Use 64-bit Ethernet 10G MAC Avalon® streaming interface option. Otherwise, it is 32 bits |
avalon_st_rx_empty[] | Out | 2/3 | Contains the number of empty bytes during the cycle that contain the end of the RX data. The width is 3 bits when you enable the Use 64-bit Ethernet 10G MAC Avalon® streaming interface option. Otherwise, it is 2 bits. |