Visible to Intel only — GUID: ocb1639379430506
Ixiasoft
1. About the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
2. Low Latency Ethernet 10G MAC Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. Low Latency Ethernet 10G MAC Intel® FPGA IP Parameters
6. Interface Signals
7. Configuration Registers
8. Document Revision History for the F-Tile Low Latency Ethernet 10G MAC Intel® FPGA IP User Guide
3.1. Introduction to Intel® FPGA IP Cores
3.2. Installing and Licensing Intel® FPGA IP Cores
3.3. Specifying the IP Core Parameters and Options ( Intel® Quartus® Prime Pro Edition)
3.4. Generated File Structure
3.5. Simulating Intel® FPGA IP Cores
3.6. Upgrading the Low Latency Ethernet 10G MAC Intel® FPGA IP Core
3.7. Low Latency Ethernet 10G MAC Intel® FPGA IP Design Examples
Visible to Intel only — GUID: ocb1639379430506
Ixiasoft
5. Low Latency Ethernet 10G MAC Intel® FPGA IP Parameters
You customize the Intel® FPGA IP core by specifying the parameters on the parameter editor in the Intel® Quartus® Prime software. The parameter editor enables only the parameters that are applicable to the selected speed.
Parameter | Value | Description |
---|---|---|
Speed | 10M/100M/1G/2.5G/5G/10G (USXGMII) | Show the supported speed mode. |
Datapath options | TX & RX | Show the datapath of MAC instance.
|
Enable ECC on memory blocks | On, Off | Turn on this option to enable error detection and correction on memory blocks. |
Enable supplementary address | On, Off | Turn on this option to enable supplementary addresses. You must also set the EN_SUPP0/1/2/3 bits in the rx_frame_control register to 1. |
Enable statistics collection | On, Off | Turn on this option to collect statistics on the TX and RX datapaths. |
Statistics counters | Memory-based, Register-based | Specify the implementation of the statistics counters. When you turn on Statistics collection, the default implementation of the counters is Memory-based.
Memory-based statistics counters may not be accurate when the MAC IP core receives or transmits back-to-back undersized frames. On the TX datapath, you can enable padding to avoid this situation. Undersized frames are frames with less than 64 bytes. |
TX and RX datapath Reset/Default to Enable | On, Off | Turn off this option to disable TX and RX datapath during startup or CSR reset. |
Use legacy Ethernet 10G MAC Avalon® memory-mapped interface | On, Off | Turn on this option to maintain compatibility with the 64-bit Ethernet 10G MAC on the Avalon® memory-mapped interface. |
Use legacy Ethernet 10G MAC Avalon® streaming interface | On, Off | Turn on this option to maintain compatibility with the 64-bit Ethernet 10G MAC on the Avalon® streaming interface. |