Symmetric Cryptographic Intel FPGA Hard IP User Guide

ID 714305
Date 10/31/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.1. Terminology

Table 1.  Terminology
Terminology Description
AES Advanced Encryption Standard.
AAD Additional Authentication Data.

Specifies data that only requires authentication, not encryption or decryption.

Block Cipher Algorithm that operates on fixed length blocks of data, one block at a time.
Ciphertext The result of an encryption performed on a plaintext.
CTR Counter mode.
CTS Ciphertext Stealing.

Method of encrypting plaintext using a block cipher without padding the message to a multiple of the block size.

DTLS Datagram Transport Layer Security.
EML Exact Match Lookup. Performs Lookup operation on DDR and produces result which may or may not match based on the lookup.
HPS Hard Processor System.
HSSI SS High Speed Serial Interface Subsystem.
GCM Galois/Counter mode used for symmetric-key block ciphers.
ICA Inline Cryptographic Accelerator.
ICV Integrity check value.
IV Initialization Vector. Continually changing number used in conjunction with a key to encrypt data.
Key A string of bits used within an encryption algorithm for altering data so it appears random.
MAC Message Authentication Code.
MAC Security Media Access Control Security used to protect Ethernet links.
MCDMA Multichannel Direct Memory Access.
Memory SS Memory Subsystem.
OSCCA Office of the State Commercial Cryptographic Administration
PCIe SS PCI Express Subsystem.
Plaintext The result of a decryption performed on a ciphertext.
SCA State Cryptographic Administration.
SM4 Block cipher used in the Chinese National Standard for Wireless LAN.
TCAM Ternary Content-Addressable Memory.
Tweak A string of bits added to the encryption algorithm to mimic random permutation.
VSIP Validation Soft IP.
XTS XEX-based tweaked-code block mode with ciphertext stealing.