Symmetric Cryptographic Intel FPGA Hard IP User Guide

ID 714305
Date 10/31/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.10. Byte Ordering

The Symmetric Cryptographic IP core implements little-endian byte order and for the packet fields such as AAD and data, where bits aes_ip_app_tx_tdata[7:0] contains the first byte of the corresponding field.

Table 22.  Byte Ordering between Ethernet and Symmetric Cryptographic IP core Interface for MACsec Profile
Ethernet Packet Field Cryptographic Field Cryptographic Interface

p0_app_ip_tx_tdata

N/A IV[7:0] [7:0]
N/A IV[15:8] [15:8]
N/A IV[23:16] [23:16]
N/A IV[31:24] [31:24]
N/A IV[39:32] [39:32]
N/A IV[47:40] [47:40]
N/A IV[55:48] [55:48]
N/A IV[63:56] [63:56]
N/A IV[71:64] [71:64]
N/A IV[79:72] [79:72]
N/A IV[87:80] [87:80]
N/A IV[95:88] [95:88]
N/A AAD_LEN[7:0] [103:96]
N/A AAD_LEN[15:8] [111:104]
N/A AAD_LEN[23:16] [119:112]
N/A AAD_LEN[31:24] [127:120]
Dest_addr[47:40] AAD[7:0] [135:128]
Dest_addr[39:32] AAD[15:8] [143:136]
Dest_addr[31:24] AAD[23:16] [151:144]
Dest_addr[23:16] AAD[31:24] [159:152]
Dest_addr[15:8] AAD[39:32] [167:160]
Dest_addr[7:0] AAD[47:40] [175:168]
Src_addr[47:40] AAD[55:48] [183:176]
Src_addr[39:32] AAD[63:56] [191:184]
Src_addr[31:24] AAD[71:64] [199:192]
Src_addr[23:16] AAD[79:72] [207:200]
Src_addr[15:8] AAD[87:80] [215:208]
Src_addr[7:0] AAD[95:88] [223:216]
MACsec Ethertype[15:8] AAD[103:96] [231:224]
MACsec Ethertype[7:0] AAD[111:104] [239:232]
... AAD[…:112] […:240]