Symmetric Cryptographic Intel FPGA Hard IP User Guide

ID 714305
Date 10/31/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.8. Resetting the IP Core

Follow these steps to bring the Symmetric Cryptographic IP core from user mode to the streaming mode. The streaming mode enables you to stream in packets to the Symmetric Cryptographic IP core:
  • Assert the subsystem_cold_reset_n signal to reset the Symmetric Cryptographic IP core and enter the user mode.
  • Verify that you have a stable clock to the i_crypto_clk, app_ip_st_clk, and app_ip_lite_clk clock signals. Assert the pll_lock signal.
  • Wait for the subsystem_cold_rst_ack_n acknowledgement signal to assert.
  • Deassert the subsystem_cold_reset_n signal to release the reset on the AES/SM4 Inline Cryptographic Accelerator subsystem and begin streaming in data.