MAX® 10 FPGA Development Kit User Guide

Download PDF
ID 683460
Date 11/21/2024
Public
Document Table of Contents
Document Table of Contents x
1. Overview 2. Getting Started 3. Board Test System 4. Document Revision History for the MAX® 10 FPGA Development Kit User Guide A. Development Kit Components B. Developer Resources C. Safety and Regulatory Compliance Information
1. Overview x
1.1. Block Diagram 1.2. Feature Summary 1.3. Box Contents
2. Getting Started x
2.1. Before You Begin 2.2. Handling the Board 2.3. Software and Driver Installation 2.4. Board Update Portal
2.3. Software and Driver Installation x
2.3.1. Installing the Quartus® Prime Software 2.3.2. Installing the Development Kit 2.3.3. Installing the Intel® FPGA Download Cable Driver
2.4. Board Update Portal x
2.4.1. Step 1: Connect to the Board Update Portal 2.4.2. Step 2: Update the User Software Portion
3. Board Test System x
3.1. Using the Configure Menu 3.2. The System Info Tab 3.3. The GPIO Tab 3.4. The Flash Tab 3.5. The HSMC Tab 3.6. The DDR3 Tab 3.7. The ADC Tab 3.8. The HDMI Tab 3.9. The Sleep Mode Tab 3.10. The Power Monitor 3.11. The Clock Controller
A. Development Kit Components x
A.1. Board Overview A.2. Featured Device A.3. Configuration A.4. Status Elements A.5. Setup Elements A.6. General User Input/Output A.7. Clock Circuitry A.8. Components and Interfaces A.9. Memory A.10. Power Distribution System
A.3. Configuration x
A.3.1. Using the Quartus® Prime Programmer A.3.2. Selecting the Internal Configuration Scheme A.3.3. Switch and Jumper Settings
A.7. Clock Circuitry x
A.7.1. On-Board Oscillators A.7.2. Off-Board Clock Input/Output
A.8. Components and Interfaces x
A.8.1. 10/100/1000 Ethernet PHY A.8.2. Digital-to-Analog Converter A.8.3. HDMI Video Output A.8.4. HSMC A.8.5. Pmod Connectors A.8.6. USB to UART
A.9. Memory x
A.9.1. DDR3 Rev. B Board A.9.2. DDR3 Rev. C Board A.9.3. Flash
C. Safety and Regulatory Compliance Information x
C.1. Safety and Regulatory Information C.2. Compliance Information
C.1. Safety and Regulatory Information x
C.1.1. Safety Warnings C.1.2. Safety Cautions
1. Overview
2. Getting Started
3. Board Test System
4. Document Revision History for the MAX® 10 FPGA Development Kit User Guide
A. Development Kit Components
B. Developer Resources
C. Safety and Regulatory Compliance Information

1.2. Feature Summary

The MAX® 10 FPGA Development Kit includes a RoHS- and CE-compliant MAX® 10 FPGA development board with the following components:

Featured Devices

  • MAX® 10 FPGA (10M50D, dual supply, F484 package)
  • Enpirion® EN2342QI 4 A PowerSoC Voltage-Mode Synchronous Step-Down Converter with Integrated Inductor Enpirion
  • EN6337QI 3 A High-Efficiency PowerSoC DC-DC Step-Down Converters with Integrated Inductor
  • Enpirion EP5358xUI 600 mA PowerSoC DC-DC Step-Down Converters with Integrated Inductor
  • MAX® II CPLD – EPM1270M256C4N (On-board Intel® FPGA Download Cable II)

Programming and Configuration

  • Embedded Intel® FPGA Download Cable II (JTAG)
  • Optional JTAG direct via 10-pin header

Memory Devices

  • 64-Mx16 1 Gb DDR3 SDRAM with soft memory controller
  • 128-Mx8 1 Gb DDR3 SDRAM with soft memory controller
  • 512-Mb Quad serial peripheral interface (quad SPI) flash

Communication Ports

  • Two Gigabit Ethernet (GbE) RJ-45 ports
    • Ethernet Port A (Bottom)
    • Ethernet Port B (Top)
  • One mini-USB2.0 UART
  • One high-definition multimedia interface (HDMI) video output
  • One universal high-speed mezzanine card (HSMC) connector
  • Two 12-pin Digilent Pmod* compatible connectors

Analog

  • Two MAX® 10 FPGA analog-to-digital converter (ADC) SMA inputs
  • 2x10 ADC header
  • Potentiometer input to ADC
  • One external 16 bit digital-to-analog converter (DAC) device with SMA output

Clocking

  • 25 MHz single-ended, external oscillator clock source
  • Silicon Labs clock generator with programmable frequency GUI

Cables

Mini-USB cable for on-board Intel® FPGA Download Cable II

Power

2A power supply and cord

Software

Free Quartus® Prime software (download software and license from website)

Level Two Title