MAX® 10 FPGA Development Kit User Guide

Download PDF
ID 683460
Date 11/21/2024
Public
Document Table of Contents
Document Table of Contents x
1. Overview 2. Getting Started 3. Board Test System 4. Document Revision History for the MAX® 10 FPGA Development Kit User Guide A. Development Kit Components B. Developer Resources C. Safety and Regulatory Compliance Information
1. Overview x
1.1. Block Diagram 1.2. Feature Summary 1.3. Box Contents
2. Getting Started x
2.1. Before You Begin 2.2. Handling the Board 2.3. Software and Driver Installation 2.4. Board Update Portal
2.3. Software and Driver Installation x
2.3.1. Installing the Quartus® Prime Software 2.3.2. Installing the Development Kit 2.3.3. Installing the Intel® FPGA Download Cable Driver
2.4. Board Update Portal x
2.4.1. Step 1: Connect to the Board Update Portal 2.4.2. Step 2: Update the User Software Portion
3. Board Test System x
3.1. Using the Configure Menu 3.2. The System Info Tab 3.3. The GPIO Tab 3.4. The Flash Tab 3.5. The HSMC Tab 3.6. The DDR3 Tab 3.7. The ADC Tab 3.8. The HDMI Tab 3.9. The Sleep Mode Tab 3.10. The Power Monitor 3.11. The Clock Controller
A. Development Kit Components x
A.1. Board Overview A.2. Featured Device A.3. Configuration A.4. Status Elements A.5. Setup Elements A.6. General User Input/Output A.7. Clock Circuitry A.8. Components and Interfaces A.9. Memory A.10. Power Distribution System
A.3. Configuration x
A.3.1. Using the Quartus® Prime Programmer A.3.2. Selecting the Internal Configuration Scheme A.3.3. Switch and Jumper Settings
A.7. Clock Circuitry x
A.7.1. On-Board Oscillators A.7.2. Off-Board Clock Input/Output
A.8. Components and Interfaces x
A.8.1. 10/100/1000 Ethernet PHY A.8.2. Digital-to-Analog Converter A.8.3. HDMI Video Output A.8.4. HSMC A.8.5. Pmod Connectors A.8.6. USB to UART
A.9. Memory x
A.9.1. DDR3 Rev. B Board A.9.2. DDR3 Rev. C Board A.9.3. Flash
C. Safety and Regulatory Compliance Information x
C.1. Safety and Regulatory Information C.2. Compliance Information
C.1. Safety and Regulatory Information x
C.1.1. Safety Warnings C.1.2. Safety Cautions
1. Overview
2. Getting Started
3. Board Test System
4. Document Revision History for the MAX® 10 FPGA Development Kit User Guide
A. Development Kit Components
B. Developer Resources
C. Safety and Regulatory Compliance Information

4. Document Revision History for the MAX® 10 FPGA Development Kit User Guide

Document Version Changes
2024.11.21 Corrected a typo in the starting serial number for the production version of the MAX® 10 FPGA Development Kit.
2024.11.20
  • Updated the Overview chapter:
    • Updated Feature Summary.
    • Added new topics: Block Diagram and Box Content.
    • Added new Table: Ordering Information.
    • Added new Figures: MAX® 10 FPGA Development Kit—Top View and MAX® 10 FPGA Development Kit—Bottom View.
    • Removed General Description.
  • Added new topics to the Getting Started chapter:
    • Before You Begin
    • Handling the Board
    • Software and Driver Installation
    • Step 1: Connect to the Board Update Portal
    • Step 2: Update the User Software Portion
  • Updated all figures in the Board Test System chapter.
  • Updated the following figures in the appendix chapter Development Kit Components for clarity:
    • Figure: Jumper J7 on the Top of the Board (Detail)
    • Figure: Switches on the Bottom Board (Detail)
    • Figure: Power Distribution System
  • Updated and retitled appendix chapter Additional Information to Safety and Regulatory Compliance Information:
    • Added new topics—Safety and Regulatory Information, Safety Warnings, and Safety Cautions.
    • Updated Compliance Information.
  • Restructured the document to improve clarity and for ease of reference.
  • Updated for the latest branding standards.
Date Version Changes
September 2017 2017.09.07 Updated I/O standard voltage values in the On-Board Oscillators table in On-Board Oscillators.
January 2017 2017.01.04 Corrected the following pin assignments in "10/100/1000 Ethernet PHY":
  • ENETA_TX_D1 on pin P5
  • ENETA_RX_ER on pin U2
  • ENET_MDIO on pin Y5
  • ENETB_TX_D2 on pin U3
  • ENETB_RS_D3 on pin R7
November 2015 2015.11.06
  • Updated "USB to UART" section.
  • Added note to "General User Input/Output section".
June 2015 2015.06.26
  • Updated "DDR3 Rev. B Board" section.
May 2015 2015.05.21
  • Added quad SPI content for Rev. B & C boards.
  • Corrected two PMOD pin signal names for Rev. B & C boards.
  • Changed four MAX 10 pins for DDR3 for Rev. C board only.
  • Changed two switch/signal names for SW2 for Rev. C board only.
  • Updated Switch and Jumper Settings section with VTAP description.
March 2015 2015.03.31 Initial release.
Level Two Title