Visible to Intel only — GUID: sss1453957521423
Ixiasoft
1. Overview
2. Quartus® Prime Software SEU FIT Reports
3. Arria® 10 Error Detection and Correction Feature Architecture
4. Guidelines for Error Detection CRC and Error Correction Feature
5. Guidelines for Embedded Memory ECC Feature
6. Arria® 10 EDCRC Reference Design
7. Implementing ECC Feature in Arria® 10 ROM Design
8. Modifying Single-Device .jam Files for Use in a Multi-Device JTAG Chain
9. Document Revision History for AN 737: SEU Detection and Recovery in Arria® 10 Devices
Visible to Intel only — GUID: sss1453957521423
Ixiasoft
6.3. Design Testing with Fault Injection Debugger
The following are the main steps to test your reference design:
- Convert .sof file and .smh file to .jic file.
- Program .jic file to EPCQ-L.
- Launch Signal Tap Logic Analyzer and Fault Inject Debugger.
- Configure the .sof to Arria 10 and reading .smh file with Fault Injection Debugger.
- Start Signal Tap to monitor the signal and injecting an error with Fault Injection Debugger.
- Observe the Signal Tap output.
This section will go through some simple steps to inject faults to the CRAM. For more information about the Fault Injection Debugger, refer to Fault Injection Debugger User Guide.