Visible to Intel only — GUID: itj1711334905733
Ixiasoft
Visible to Intel only — GUID: itj1711334905733
Ixiasoft
7.9. Function Level Reset Interface
The FLR (Function Level Reset) interface is used to reset individual Single Root I/O Virtualization (SR-IOV) functions. The PCIe* Hard IP supports FLR for both Physical Functions (PFs) and Virtual Functions (VFs). When an FLR is executed for a specific VF, the packets received for that VF become invalid.
The FLR interface signals are provided to the application interface for managing these resets. The assertion of the p<n>_ss_app_st_flrrcvd_tvalid signal indicates that an FLR has been received for a particular PF or VF. The application logic is then responsible for executing its FLR routine and reporting the completion status back to the Function Level Reset Completion interface.
Before this completion event, the PCIe* Hard IP responds to all transactions for the function undergoing FLR with completions that have an Unsupported Request (UR) status. The PCIe* Hard IP does not implement a timeout for this handshake, so the application must send FLR completion for any FLR request received on the Function Level Reset Received interface.