GTS AXI Streaming Intel® FPGA IP for PCI Express* User Guide

ID 813754
Date 8/07/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9. Document Revision History for the GTS AXI Streaming Intel® FPGA IP for PCI Express* User Guide

Document Version Quartus® Prime Version IP Version Changes
2024.08.07 24.2 5.0.0 Made the following changes:
  • Updated the Feature Support Status table with information about PCIe* 4.0 x8, PCIe* 3.0 x8, lane reversal, FASTSIM, and PIPE mode support.
  • Updated the Resource Utilization for GTS AXI Streaming IP for Agilex™ 5 Devices table.
  • Updated the Agilex™ 5 Recommended FPGA Fabric Speed Grades for All AXI-Stream Width and Frequencies table with the recommended FPGA fabric speed grades.
  • Added note in Recommended FPGA Fabric Speed Grades about speed grades supported for PCIe* 4.0.
  • Updated the GTS AXI Streaming IP Support Matrix for Agilex™ 5 Device table with PCIe* 4.0 x8 and PCIe* 3.0 x8 support levels.
  • Added information about PCIe* 4.0 x8 and PCIe* 3.0 x8 support in several tables and figures.
  • Updated the IP Architecture and Functional Description section with information about Agilex™ 5 D-Series FPGA support for PCIe* x8 or x4 and reference clock requirements.
  • Added information about Agilex™ 5 D-Series FPGA support in several sections.
  • Updated the Connecting Clock and Reset Signals of GTS AXI Streaming IP figure with new signal and port names.
  • Updated the Clocking section with information about supported pld_clk frequencies for PCIe* Gen4 x8 and PCIe* 3.0 x8 support.
  • Updated the Resets section extensively and added a new table Pin Location Assignment for p0_pin_perst_n_i and p0_pin_perst_n_1_i Ports.
  • Updated the Resets section extensively and added a new table Pin Location Assignment for p0_pin_perst_n_i and p0_pin_perst_n_1_i Ports.
  • Updated the PCIe* Hard IP section with a new figure Agilex™ 5 PCIe* 4.0 x8 Hard IP Block Diagram for D-Series FPGAs and information about the Agilex™ 5 D-Series FPGAs.
  • Updated the timing diagram figures in the Interrupts section with corrected signal names.
  • Updated IP Parameters chapter name to IP Parameters for E-Series FPGA.
  • Updated the GTS AXI Streaming IP Parameters: PCIe* Interfaces 0 Settings Tab table with new Enable CVP (Intel VSEC) and Enable Configuration Intercept Interface Monitor parameters.
  • Updated the GTS AXI Streaming IP Parameters: PCIe* 0 Base Address Registers Tab table with BAR<n> size parameter value.
  • Updated the GTS AXI Streaming IP Parameters: PCIe* 0 PCI Express* / PCI Capabilities Tab0 table with PF<n> Enable MSI parameter value.
  • Added new chapter IP Parameters for D-Series FPGAs.
  • Updated all the sections in the Interfaces and Signals chapter and replaced p0 in the tables and figures with p<n> as support is added for two ports: port 0 and port 1.
  • Updated the Interface Clock Signals table with new clock signals and supported frequencies for x8 modes.
  • Updated the Interface Reset Signals table with new reset signals and descriptions.
  • Updated the reset sequence descriptions in the Interface Reset Signals section.
  • Updated the descriptions for p<n>_ss_app_vf_err_overflow and p<n>_ss_app_vfnonfatalmsg_ready signals in the VF Error Flag Interface table.
  • Updated the description for p<n>_ss_app_surprise_down_err signal in the Miscellaneous Signals table.
  • Removed the details of the registers from several sections in the Registers chapter and added link to the Excel-based register map.
  • Updated the Registers chapter with a new section Intel-Defined VSEC Capability Register.
  • Updated the Launching the Debug Toolkit section with new image for initialization.
  • Updated the Eye Viewer topic in Using the Agilex™ 5 Debug Toolkit with details about using the Eye Viewer tool.
  • Added Appendix B. PIPE Mode Simulation with information about PIPE mode simulation details.
2024.05.15 24.1 4.0.0 Corrected the recommended FPGA fabric speed grades for the PCIe* 3.0 x2 link configuration in Table: Agilex™ 5 Recommended FPGA Fabric Speed Grades for All AXI-Stream Width and Frequencies.
2024.05.10 24.1 4.0.0 Initial release.