Visible to Intel only — GUID: orz1659566797965
Ixiasoft
1. About the External Memory Interfaces Agilex™ 7 M-Series FPGA IP
2. Agilex™ 7 M-Series FPGA EMIF IP – Introduction
3. Agilex™ 7 M-Series FPGA EMIF IP – Product Architecture
4. Agilex™ 7 M-Series FPGA EMIF IP – End-User Signals
5. Agilex™ 7 M-Series FPGA EMIF IP – Simulating Memory IP
6. Agilex™ 7 M-Series FPGA EMIF IP – DDR4 Support
7. Agilex™ 7 M-Series FPGA EMIF IP – DDR5 Support
8. Agilex™ 7 M-Series FPGA EMIF IP – LPDDR5 Support
9. Agilex™ 7 M-Series FPGA EMIF IP – Timing Closure
10. Agilex™ 7 M-Series FPGA EMIF IP – Controller Optimization
11. Agilex™ 7 M-Series FPGA EMIF IP – Debugging
12. Document Revision History for External Memory Interfaces Agilex™ 7 M-Series FPGA IP User Guide
3.1.1. Agilex™ 7 M-Series EMIF Architecture: I/O Subsystem
3.1.2. Agilex™ 7 M-Series EMIF Architecture: I/O SSM
3.1.3. Agilex™ 7 M-Series EMIF Architecture: I/O Bank
3.1.4. Agilex™ 7 M-Series EMIF Architecture: I/O Lane
3.1.5. Agilex™ 7 M-Series EMIF Architecture: Input DQS Clock Tree
3.1.6. Agilex™ 7 M-Series EMIF Architecture: PHY Clock Tree
3.1.7. Agilex™ 7 M-Series EMIF Architecture: PLL Reference Clock Networks
3.1.8. Agilex™ 7 M-Series EMIF Architecture: Clock Phase Alignment
3.1.9. User Clock in Different Core Access Modes
4.1.1. ref_clk for External Memory Interfaces (EMIF) IP
4.1.2. core_init_n for External Memory Interfaces (EMIF) IP
4.1.3. usr_async_clk for External Memory Interfaces (EMIF) IP
4.1.4. usr_clk for External Memory Interfaces (EMIF) IP
4.1.5. usr_rst_n for External Memory Interfaces (EMIF) IP
4.1.6. s0_axi4 for External Memory Interfaces (EMIF) IP
4.1.7. mem for External Memory Interfaces (EMIF) IP
4.1.8. oct for External Memory Interfaces (EMIF) IP
4.2.1. ref_clk for External Memory Interfaces (EMIF) IP
4.2.2. core_init_n for External Memory Interfaces (EMIF) IP
4.2.3. usr_async_clk for External Memory Interfaces (EMIF) IP
4.2.4. usr_clk for External Memory Interfaces (EMIF) IP
4.2.5. usr_rst_n for External Memory Interfaces (EMIF) IP
4.2.6. s0_axi4 for External Memory Interfaces (EMIF) IP
4.2.7. mem for External Memory Interfaces (EMIF) IP
4.2.8. i3c for External Memory Interfaces (EMIF) IP
4.2.9. mem_lbd for External Memory Interfaces (EMIF) IP
4.2.10. mem_lbs for External Memory Interfaces (EMIF) IP
4.2.11. oct for External Memory Interfaces (EMIF) IP
4.3.1. ref_clk for External Memory Interfaces (EMIF) IP
4.3.2. core_init_n for External Memory Interfaces (EMIF) IP
4.3.3. usr_async_clk for External Memory Interfaces (EMIF) IP
4.3.4. usr_clk for External Memory Interfaces (EMIF) IP
4.3.5. usr_rst_n for External Memory Interfaces (EMIF) IP
4.3.6. s0_axi4 for External Memory Interfaces (EMIF) IP
4.3.7. mem for External Memory Interfaces (EMIF) IP
4.3.8. oct for External Memory Interfaces (EMIF) IP
6.2.4.1. Address and Command Pin Placement for DDR4
6.2.4.2. DDR4 Data Width Mapping
6.2.4.3. General Guidelines - DDR4
6.2.4.4. x4 DIMM Implementation
6.2.4.5. Specific Pin Connection Requirements
6.2.4.6. Command and Address Signals
6.2.4.7. Clock Signals
6.2.4.8. Data, Data Strobes, DM/DBI, and Optional ECC Signals
6.3.5.1. Single Rank x 8 Discrete (Component) Topology
6.3.5.2. Single Rank x 16 Discrete (Component) Topology
6.3.5.3. ADDR/CMD Reference Voltage/RESET Signal Routing Guidelines for Single Rank x 8 and Single Rank x 16 Discrete (Component) Topologies
6.3.5.4. Skew Matching Guidelines for DDR4 Discrete Configurations
6.3.5.5. Power Delivery Recommendations for DDR4 Discrete Configurations
6.3.5.6. Agilex™ 7 M-Series EMIF Pin Swapping Guidelines
7.3.1. PCB Stack-up and Design Considerations
7.3.2. General Design Considerations
7.3.3. DDR Differential Signals Routing
7.3.4. Ground Plane and Return Path
7.3.5. RDIMM, UDIMM, and SODIMM Break-in Layout Guidelines
7.3.6. DRAM Break-in Layout Guidelines
7.3.7. DDR5 PCB Layout Guidelines
7.3.8. DDR5 Simulation Strategy
7.3.7.1. DDR5 Discrete Component/Memory Down Topology: up to 40-Bit Interface (1 Rank x8 or x16, 2 Rank x8 or x16)
7.3.7.2. Routing Guidelines for DDR5 Memory Down: 1 Rank or 2 Rank (x8 bit or x16 bit) Configurations
7.3.7.3. Routing Guidelines for DDR5 RDIMM, UDIMM, and SODIMM Configurations
7.3.7.4. Example of a DDR5 layout on an Altera FPGA Platform Board
11.1. Interface Configuration Performance Issues
11.2. Functional Issue Evaluation
11.3. Timing Issue Characteristics
11.4. Verifying Memory IP Using the Signal Tap Logic Analyzer
11.5. Debugging with the External Memory Interface Debug Toolkit
11.6. Generating Traffic with the Test Engine IP
11.7. Guidelines for Developing HDL for Traffic Generator
11.8. Guidelines for Traffic Generator Status Check
Visible to Intel only — GUID: orz1659566797965
Ixiasoft
6.2.4.1. Address and Command Pin Placement for DDR4
Address/Command Lane | Index Within Byte Lane | DDR4 | ||||
---|---|---|---|---|---|---|
Scheme 1 | Scheme 1A | Scheme 2 | Scheme 3 | Scheme 3A | ||
AC3 | 11 | CK_C[1] | CK_C[1] | Not used by Address/Command pins in this scheme. | CK_C[1] | CK_C[1] |
10 | CK_T[1] | CK_T[1] | CK_T[1] | CK_T[1] | ||
9 | ||||||
8 | ALERT_N | ALERT_N | ||||
7 | ||||||
6 | ||||||
5 | ||||||
4 | ||||||
3 | ||||||
2 | ||||||
1 | ||||||
0 | C[0] | C[0] | ||||
AC2 | 11 | BG[0] | BG[0] | BG[0] | BG[0] | BG[0] |
10 | BA[1] | BA[1] | BA[1] | BA[1] | BA[1] | |
9 | BA[0] | BA[0] | BA[0] | BA[0] | BA[0] | |
8 | ALERT_N | A[17] | ALERT_N | ALERT_N | A[17] | |
7 | A[16] | A[16] | A[16] | A[16] | A[16] | |
6 | A[15] | A[15] | A[15] | A[15] | A[15] | |
5 | A[14] | A[14] | A[14] | A[14] | A[14] | |
4 | A[13] | A[13] | A[13] | A[13] | A[13] | |
3 | A[12] | A[12] | A[12] | A[12] | A[12] | |
2 | RZQ site | |||||
1 | Differential "N-side" reference clock input site. | |||||
0 | Differential "P-side" reference clock input site. | |||||
AC1 | 11 | A[11] | A[11] | A[11] | A[11] | A[11] |
10 | A[10] | A[10] | A[10] | A[10] | A[10] | |
9 | A[9] | A[9] | A[9] | A[9] | A[9] | |
8 | A[8] | A[8] | A[8] | A[8] | A[8] | |
7 | A[7] | A[7] | A[7] | A[7] | A[7] | |
6 | A[6] | A[6] | A[6] | A[6] | A[6] | |
5 | A[5] | A[5] | A[5] | A[5] | A[5] | |
4 | A[4] | A[4] | A[4] | A[4] | A[4] | |
3 | A[3] | A[3] | A[3] | A[3] | A[3] | |
2 | A[2] | A[2] | A[2] | A[2] | A[2] | |
1 | A[1] | A[1] | A[1] | A[1] | A[1] | |
0 | A[0] | A[0] | A[0] | A[0] | A[0] | |
AC0 | 11 | PAR[0] | PAR[0] | PAR[0] | PAR[0] | PAR[0] |
10 | CS_N[1] | CS_N[1] | CS_N[1] | CS_N[1] | CS_N[1] | |
9 | CK_C[0] | CK_C[0] | CK_C[0] | CK_C[0] | CK_C[0] | |
8 | CK_T[0] | CK_T[0] | CK_T[0] | CK_T[0] | CK_T[0] | |
7 | CKE[1] | CKE[1] | CKE[1] | CKE[1] | CKE[1] | |
6 | CKE[0] | CKE[0] | CKE[0] | CKE[0] | CKE[0] | |
5 | ODT[1] | ODT[1] | ODT[1] | ODT[1] | ODT[1] | |
4 | ODT[0] | ODT[0] | ODT[0] | ODT[0] | ODT[0] | |
3 | ACT_N[0] | ACT_N[0] | ACT_N[0] | ACT_N[0] | ACT_N[0] | |
2 | CS_N[0] | CS_N[0] | CS_N[0] | CS_N[0] | CS_N[0] | |
1 | RESET_N[0] | RESET_N[0] | RESET_N[0] | RESET_N[0] | RESET_N[0] | |
0 | BG[1] | BG[1] | BG[1] | BG[1] | BG[1] |
Agilex™ 7 M-Series FPGA DDR4 IP supports fixed Address and Command pin placement as shown in the preceding table. The IP supports up to 2 ranks for the following schemes:
- Scheme 1 supports component, UDIMM, RDIMM, and SODIMM.
- Scheme 1A supports x4 component and RDIMM with A[17] (that is, with 16Gb, x4 DQ/DQS group base component).
- Scheme 2 supports component, UDIMM, RDIMM, and SODIMM. Scheme 2 is the only scheme for HPS DDR4 EMIF, available for fabric EMIF as well.
- Schemes 3 and 3A are similar to schemes 1 and 1A. Schemes 3 and 3A do not support DIMM.
- The Agilex™ 7 M-Series FPGA EMIF IP for DDR4 does not support 3DS.