Visible to Intel only — GUID: kzw1489161102433
Ixiasoft
Visible to Intel only — GUID: kzw1489161102433
Ixiasoft
5.8.2.6. Differential HSTL I/O Standard in Intel® Cyclone® 10 LP Devices
Intel® Cyclone® 10 LP devices support Differential 1.8 V HSTL, Differential 1.5 V HSTL, and Differential 1.2 V HSTL I/O standards.
The differential HSTL input standard is available on GCLK pins only, treating the differential inputs as two single-ended HSTL and only decoding one of them.
The differential HSTL output standard is only supported at the PLL#_CLKOUT pins using two single-ended HSTL output buffers (PLL#_CLKOUTp and PLL#_CLKOUTn), with the second output programmed to have opposite polarity.
The Differential HSTL I/O standard requires two differential inputs with an external reference voltage (VREF), as well as an external termination voltage (VTT) of 0.5 × VCCIO to which termination resistors are connected.