Intel® Cyclone® 10 LP Core Fabric and General Purpose I/Os Handbook

Download PDF
ID 683777
Date 2/15/2023
Public
Document Table of Contents
Document Table of Contents x
1. Logic Elements and Logic Array Blocks in Intel® Cyclone® 10 LP Devices 2. Embedded Memory Blocks in Intel® Cyclone® 10 LP Devices 3. Embedded Multipliers in Intel® Cyclone® 10 LP Devices 4. Clock Networks and PLLs in Intel® Cyclone® 10 LP Devices 5. I/O and High Speed I/O in Intel® Cyclone® 10 LP Devices 6. Configuration and Remote System Upgrades 7. SEU Mitigation in Intel® Cyclone® 10 LP Devices 8. JTAG Boundary-Scan Testing for Intel® Cyclone® 10 LP Devices 9. Power Management in Intel® Cyclone® 10 LP Devices
1. Logic Elements and Logic Array Blocks in Intel® Cyclone® 10 LP Devices x
1.1. Logic Elements 1.2. Logic Array Block 1.3. Logic Elements and Logic Array Blocks in Intel® Cyclone® 10 LP Devices Revision History
1.1. Logic Elements x
1.1.1. LE Features 1.1.2. LE Operating Modes
1.1.2. LE Operating Modes x
1.1.2.1. Normal Mode 1.1.2.2. Arithmetic Mode
1.2. Logic Array Block x
1.2.1. LAB Interconnects 1.2.2. LAB Control Signals
2. Embedded Memory Blocks in Intel® Cyclone® 10 LP Devices x
2.1. Embedded Memory Capacity 2.2. Intel® Cyclone® 10 LP Embedded Memory General Features 2.3. Intel® Cyclone® 10 LP Embedded Memory Operation Modes 2.4. Intel® Cyclone® 10 LP Embedded Memory Clock Modes 2.5. Intel® Cyclone® 10 LP Embedded Memory Configurations 2.6. Intel® Cyclone® 10 LP Embedded Memory Design Consideration 2.7. Embedded Memory Blocks in Intel® Cyclone® 10 LP Devices Revision History
2.2. Intel® Cyclone® 10 LP Embedded Memory General Features x
2.2.1. Control Signals 2.2.2. Parity Bit 2.2.3. Read Enable 2.2.4. Byte Enable 2.2.5. Read-During-Write 2.2.6. Packed Mode Support 2.2.7. Address Clock Enable Support 2.2.8. Asynchronous Clear
2.2.4. Byte Enable x
2.2.4.1. Byte Enable Controls 2.2.4.2. Data Byte Output 2.2.4.3. RAM Blocks Operations
2.2.8. Asynchronous Clear x
2.2.8.1. Resetting Registers in M9K Blocks
2.3. Intel® Cyclone® 10 LP Embedded Memory Operation Modes x
2.3.1. Supported Memory Operation Modes
2.3.1. Supported Memory Operation Modes x
2.3.1.1. RAM: 1-Port IP Core References 2.3.1.2. RAM: 2-PORT IP Core References 2.3.1.3. ROM: 1-PORT IP Core References 2.3.1.4. ROM: 2-PORT IP Core References 2.3.1.5. Shift Register (RAM-based) IP Core References 2.3.1.6. FIFO IP Core References
2.4. Intel® Cyclone® 10 LP Embedded Memory Clock Modes x
2.4.1. Asynchronous Clear in Clock Modes 2.4.2. Output Read Data in Simultaneous Read and Write 2.4.3. Independent Clock Enables in Clock Modes
2.5. Intel® Cyclone® 10 LP Embedded Memory Configurations x
2.5.1. Port Width Configurations 2.5.2. Memory Configurations for Dual-Port Modes 2.5.3. Maximum Block Depth Configuration
2.6. Intel® Cyclone® 10 LP Embedded Memory Design Consideration x
2.6.1. Implement External Conflict Resolution 2.6.2. Customize Read-During-Write Behavior 2.6.3. Consider Power-Up State and Memory Initialization 2.6.4. Control Clocking to Reduce Power Consumption 2.6.5. Selecting Read-During-Write Output Choices
2.6.2. Customize Read-During-Write Behavior x
2.6.2.1. Same-Port Read-During-Write Mode 2.6.2.2. Mixed-Port Read-During-Write Mode
2.6.2.2. Mixed-Port Read-During-Write Mode x
2.6.2.2.1. Mixed-Port Read-During-Write Operation with Dual Clocks
3. Embedded Multipliers in Intel® Cyclone® 10 LP Devices x
3.1. Embedded Multiplier Block Overview 3.2. Multipliers Resources in Intel® Cyclone® 10 LP Devices 3.3. Embedded Multipliers Architecture 3.4. Embedded Multipliers Operational Modes 3.5. Embedded Multipliers in Intel® Cyclone® 10 LP Devices Revision History
3.3. Embedded Multipliers Architecture x
3.3.1. Input Register 3.3.2. Multiplier Stage 3.3.3. Output Register
3.4. Embedded Multipliers Operational Modes x
3.4.1. 18-Bit Multipliers 3.4.2. 9-Bit Multipliers
4. Clock Networks and PLLs in Intel® Cyclone® 10 LP Devices x
4.1. Clock Networks 4.2. PLLs in Intel® Cyclone® 10 LP Devices 4.3. Clock Networks and PLLs in Intel® Cyclone® 10 LP Devices Revision History
4.1. Clock Networks x
4.1.1. GCLK Network 4.1.2. GCLK Network Sources 4.1.3. Clock Control Block 4.1.4. GCLK Network Clock Source Generation 4.1.5. GCLK Network Power Down 4.1.6. Clock Enable Signals
4.2. PLLs in Intel® Cyclone® 10 LP Devices x
4.2.1. PLL Features 4.2.2. PLL Architecture 4.2.3. External Clock Outputs 4.2.4. Clock Feedback Modes 4.2.5. Clock Multiplication and Division 4.2.6. Post-Scale Counter Cascading 4.2.7. Programmable Duty Cycle 4.2.8. PLL Control Signals 4.2.9. Clock Switchover 4.2.10. Programmable Bandwidth 4.2.11. Programmable Phase Shift 4.2.12. PLL Cascading 4.2.13. PLL Reconfiguration 4.2.14. Spread-Spectrum Clocking
4.2.4. Clock Feedback Modes x
4.2.4.1. Source Synchronous Mode 4.2.4.2. No Compensation Mode 4.2.4.3. Normal Mode 4.2.4.4. Zero-Delay Buffer Mode
4.2.9. Clock Switchover x
4.2.9.1. Automatic Clock Switchover 4.2.9.2. Manual Override 4.2.9.3. Manual Clock Switchover 4.2.9.4. Guidelines
4.2.13. PLL Reconfiguration x
4.2.13.1. PLL Reconfiguration Hardware 4.2.13.2. PLL Reconfiguration Implementation 4.2.13.3. Dynamic Phase Shift 4.2.13.4. Dynamic Phase Shift Implementation
4.2.13.1. PLL Reconfiguration Hardware x
4.2.13.1.1. Post-Scale Counters (C0 to C4) 4.2.13.1.2. Scan Chain 4.2.13.1.3. Charge Pump and Loop Filter 4.2.13.1.4. Bypassing PLL Counter
5. I/O and High Speed I/O in Intel® Cyclone® 10 LP Devices x
5.1. Intel® Cyclone® 10 LP I/O Standards Support 5.2. I/O Resources in Intel® Cyclone® 10 LP Devices 5.3. Intel FPGA I/O IP Cores for Intel® Cyclone® 10 LP Devices 5.4. Intel® Cyclone® 10 LP I/O Elements 5.5. Intel® Cyclone® 10 LP Clock Pins Input Support 5.6. Programmable IOE Features in Intel® Cyclone® 10 LP Devices 5.7. I/O Standards Termination 5.8. Intel® Cyclone® 10 LP High-Speed Differential I/Os and SERDES 5.9. Using the I/Os and High Speed I/Os in Intel® Cyclone® 10 LP Devices 5.10. I/O and High Speed I/O in Intel® Cyclone® 10 LP Devices Revision History
5.1. Intel® Cyclone® 10 LP I/O Standards Support x
5.1.1. Intel® Cyclone® 10 LP I/O Standards Voltage and Pin Support
5.2. I/O Resources in Intel® Cyclone® 10 LP Devices x
5.2.1. Intel® Cyclone® 10 LP Devices I/O Resources Per Package 5.2.2. Intel® Cyclone® 10 LP I/O Vertical Migration 5.2.3. Intel® Cyclone® 10 LP VREF Pins Per I/O Bank 5.2.4. Intel® Cyclone® 10 LP LVDS Channels Support
5.4. Intel® Cyclone® 10 LP I/O Elements x
5.4.1. Intel® Cyclone® 10 LP I/O Banks Architecture 5.4.2. Intel® Cyclone® 10 LP I/O Banks Locations
5.6. Programmable IOE Features in Intel® Cyclone® 10 LP Devices x
5.6.1. Programmable Open Drain 5.6.2. Programmable Bus Hold 5.6.3. Programmable Pull-Up Resistor 5.6.4. Programmable Current Strength 5.6.5. Programmable Output Slew Rate Control 5.6.6. Programmable IOE Delay 5.6.7. PCI Clamp Diode 5.6.8. Programmable Pre-Emphasis
5.7. I/O Standards Termination x
5.7.1. Voltage-Referenced I/O Standards Termination 5.7.2. Differential I/O Standards Termination 5.7.3. Intel® Cyclone® 10 LP On-Chip I/O Termination
5.7.3. Intel® Cyclone® 10 LP On-Chip I/O Termination x
5.7.3.1. OCT Calibration 5.7.3.2. RS OCT in Intel® Cyclone® 10 LP Devices
5.8. Intel® Cyclone® 10 LP High-Speed Differential I/Os and SERDES x
5.8.1. High-Speed Differential I/O Interface 5.8.2. Differential I/O Standards Support 5.8.3. High-Speed I/O Timing Budget
5.8.2. Differential I/O Standards Support x
5.8.2.1. LVDS I/O Standard in Intel® Cyclone® 10 LP Devices 5.8.2.2. Bus LVDS I/O Standard in Intel® Cyclone® 10 LP Devices 5.8.2.3. RSDS, Mini-LVDS, and PPDS I/O Standard in Intel® Cyclone® 10 LP Devices 5.8.2.4. LVPECL I/O Standard in Intel® Cyclone® 10 LP Devices 5.8.2.5. Differential SSTL I/O Standard in Intel® Cyclone® 10 LP Devices 5.8.2.6. Differential HSTL I/O Standard in Intel® Cyclone® 10 LP Devices
5.8.3. High-Speed I/O Timing Budget x
5.8.3.1. Receiver Input Skew Margin 5.8.3.2. RSKM Equation
5.9. Using the I/Os and High Speed I/Os in Intel® Cyclone® 10 LP Devices x
5.9.1. Guideline: Validate Your Pin Placement 5.9.2. Guideline: Check for Illegal Pad Placements 5.9.3. Guideline: Voltage-Referenced I/O Standards Restriction 5.9.4. Guideline: Simultaneous Usage of Multiple I/O Standards 5.9.5. Guideline: LVTTL or LVCMOS Inputs in Intel® Cyclone® 10 LP Devices 5.9.6. Guideline: Differential Pad Placement 5.9.7. Guideline: Board Design for Signal Quality
6. Configuration and Remote System Upgrades x
6.1. Configuration Schemes 6.2. Configuration Requirement 6.3. Configuration Details 6.4. Configuration Data Compression 6.5. Remote System Upgrades 6.6. Configuration and Remote System Upgrades in Intel® Cyclone® 10 LP Devices Revision History
6.1. Configuration Schemes x
6.1.1. Active Serial (AS) Configuration 6.1.2. Passive Serial Configuration 6.1.3. Fast Passive Parallel Configuration 6.1.4. JTAG Configuration
6.1.1. Active Serial (AS) Configuration x
6.1.1.1. Active Serial Single-Device Configuration 6.1.1.2. Active Serial Multi-Device Configuration 6.1.1.3. Configuring Multiple Intel® Cyclone® 10 LP Devices with the Same Design
6.1.1.3. Configuring Multiple Intel® Cyclone® 10 LP Devices with the Same Design x
6.1.1.3.1. Multiple .sof Files 6.1.1.3.2. Single .sof File
6.1.2. Passive Serial Configuration x
6.1.2.1. Passive Serial Single-Device Configuration Using an External Host 6.1.2.2. Passive Serial Multi-Device Configuration Using an External Host 6.1.2.3. Passive Serial Single-Device Configuration Using a Download Cable 6.1.2.4. Passive Serial Multi-Device Configuration Using a Download Cable
6.1.2.2. Passive Serial Multi-Device Configuration Using an External Host x
6.1.2.2.1. Passive Serial Multi Devices Using Same Configuration Data
6.1.3. Fast Passive Parallel Configuration x
6.1.3.1. Fast Passive Parallel Single-Device Configuration 6.1.3.2. Fast Passive Parallel Multi-Device Configuration
6.1.3.2. Fast Passive Parallel Multi-Device Configuration x
6.1.3.2.1. Fast Passive Parallel Multi Devices Using Same Configuration Data
6.1.4. JTAG Configuration x
6.1.4.1. Configuring Intel® Cyclone® 10 LP Devices with the JRunner Software Driver 6.1.4.2. Configuring Intel® Cyclone® 10 LP Devices with Jam STAPL 6.1.4.3. JTAG Single-Device Configuration 6.1.4.4. JTAG Multi-Device Configuration 6.1.4.5. Combining JTAG and AS Configuration Schemes 6.1.4.6. Programming Serial Configuration Devices In-System with the JTAG Interface 6.1.4.7. JTAG Instructions
6.1.4.6. Programming Serial Configuration Devices In-System with the JTAG Interface x
6.1.4.6.1. Loading the SFL Design 6.1.4.6.2. Configuring the Device 6.1.4.6.3. Reconfiguring the Device
6.1.4.7. JTAG Instructions x
6.1.4.7.1. CONFIG_IO 6.1.4.7.2. ACTIVE_DISENGAGE 6.1.4.7.3. ACTIVE_ENGAGE 6.1.4.7.4. Overriding the Internal Oscillator
6.1.4.7.4. Overriding the Internal Oscillator x
6.1.4.7.4.1. EN_ACTIVE_CLK 6.1.4.7.4.2. DIS_ACTIVE_CLK
6.2. Configuration Requirement x
6.2.1. Power-On Reset (POR) Circuit 6.2.2. Configuration File Size 6.2.3. Configuration and JTAG Pin I/O Requirements
6.3. Configuration Details x
6.3.1. MSEL Pin Settings 6.3.2. Configuration Sequence 6.3.3. Configuration Timing Waveforms 6.3.4. Device Configuration Pins
6.3.2. Configuration Sequence x
6.3.2.1. Power Up 6.3.2.2. Reset 6.3.2.3. Configuration 6.3.2.4. Configuration Error Handling 6.3.2.5. Initialization 6.3.2.6. User Mode
6.3.3. Configuration Timing Waveforms x
6.3.3.1. FPP Configuration Timing 6.3.3.2. AS Configuration Timing 6.3.3.3. PS Configuration Timing
6.4. Configuration Data Compression x
6.4.1. Enabling Compression Before Design Compilation 6.4.2. Enabling Compression After Design Compilation 6.4.3. Using Compression in Multi-Device Configuration
6.5. Remote System Upgrades x
6.5.1. Enabling Remote Update 6.5.2. Configuration Sequence in the Remote Update Mode 6.5.3. Remote System Upgrade Circuitry 6.5.4. Remote System Upgrade Registers 6.5.5. Remote System Upgrade State Machine 6.5.6. User Watchdog Timer
6.5.1. Enabling Remote Update x
6.5.1.1. Configuration Images
6.5.4. Remote System Upgrade Registers x
6.5.4.1. Control Register 6.5.4.2. Status Register
7. SEU Mitigation in Intel® Cyclone® 10 LP Devices x
7.1. Configuration Error Detection 7.2. User Mode Error Detection 7.3. Error Detection Features 7.4. Using Error Detection Features in User Mode 7.5. SEU Mitigation for Intel® Cyclone® 10 LP Devices Revision History
7.3. Error Detection Features x
7.3.1. Error Detection Block
7.3.1. Error Detection Block x
7.3.1.1. CRC_ERROR Pin 7.3.1.2. CHANGE_EDREG JTAG Instruction 7.3.1.3. Error Detection Timing 7.3.1.4. Error Detection Frequency 7.3.1.5. CRC Calculation Time
7.3.1.2. CHANGE_EDREG JTAG Instruction x
7.3.1.2.1. Example JAM File 7.3.1.2.2. Procedure
7.4. Using Error Detection Features in User Mode x
7.4.1. Enabling Error Detection 7.4.2. Accessing Error Detection Block Through User Logic
8. JTAG Boundary-Scan Testing for Intel® Cyclone® 10 LP Devices x
8.1. BST Operation Control 8.2. I/O Voltage Support in the JTAG Chain 8.3. Boundary-Scan Description Language Support 8.4. JTAG Boundary-Scan Testing for Intel® Cyclone® 10 LP Devices Revision History
9. Power Management in Intel® Cyclone® 10 LP Devices x
9.1. External Power Supply Requirements 9.2. Hot-Socketing Specifications 9.3. Hot-Socketing Feature Implementation 9.4. Power-On Reset Circuitry 9.5. Power Management in Intel® Cyclone® 10 LP Devices Revision History
9.2. Hot-Socketing Specifications x
9.2.1. Drive Intel® Cyclone® 10 LP Devices Before Power Up 9.2.2. I/O Pins Remain Tri-stated During Power Up
1. Logic Elements and Logic Array Blocks in Intel® Cyclone® 10 LP Devices
2. Embedded Memory Blocks in Intel® Cyclone® 10 LP Devices
3. Embedded Multipliers in Intel® Cyclone® 10 LP Devices
4. Clock Networks and PLLs in Intel® Cyclone® 10 LP Devices
5. I/O and High Speed I/O in Intel® Cyclone® 10 LP Devices
6. Configuration and Remote System Upgrades
7. SEU Mitigation in Intel® Cyclone® 10 LP Devices
8. JTAG Boundary-Scan Testing for Intel® Cyclone® 10 LP Devices
9. Power Management in Intel® Cyclone® 10 LP Devices

4.2.5. Clock Multiplication and Division

Each Intel® Cyclone® 10 LP PLL provides clock synthesis for PLL output ports using M/(N × post-scale counter) scaling factors. The input clock is divided by a pre-scale factor, N, and is then multiplied by the M feedback factor. The control loop drives the VCO to match fIN (M/N). Each output port has a unique post-scale counter that divides down the high-frequency VCO. For multiple PLL outputs with different frequencies, the VCO value is the least common multiple of the output frequencies that meets its frequency specifications. For example, if output frequencies required from one PLL are 33 and 66 MHz, the Intel® Quartus® Prime software sets the VCO to 660 MHz (the least common multiple of 33 and 66 MHz in the VCO range). Then, the post-scale counters scale down the VCO frequency for each output port.

There is one pre-scale counter, N, and one multiply counter, M, per PLL, with a range of 1 to 512 for both M and N. The N counter does not use duty cycle control because the purpose of this counter is only to calculate frequency division. There are five generic post-scale counters per PLL that can feed GCLKs or external clock outputs. These post-scale counters range from 1 to 512 with a 50% duty cycle setting. The post-scale counters range from 1 to 256 with any non-50% duty cycle setting. The sum of the high/low count values chosen for a design selects the divide value for a given counter.

The Intel® Quartus® Prime software automatically chooses the appropriate scaling factors according to the input frequency, multiplication, and division values entered into the ALTPLL IP core.

Phase alignment between output counters is determined using the tPLL_PSERR specification.

Level Two Title