Visible to Intel only — GUID: hco1416491300905
Ixiasoft
Visible to Intel only — GUID: hco1416491300905
Ixiasoft
5.1. RLDRAM II Configurations
The following figure shows the main signal connections between the FPGA and a single CIO RLDRAM II component.
Notes to Figure:
- Use external differential termination on DK/DK# and CK/CK#.
- Use FPGA parallel on-chip termination (OCT) for terminating QK/QK# and DQ on reads.
- Use RLDRAM II component on-die termination (ODT) for terminating DQ and DM on writes.
- Use external discrete termination with fly-by placement to avoid stubs.
- Use external discrete termination for this signal, as shown for REF.
- Use external discrete termination, as shown for REF, but you may require a pull-up resistor to VDD as an alternative option. Refer to the RLDRAM II device data sheet for more information about RLDRAM II power-up sequencing.
The following figure shows the main signal connections between the FPGA and two CIO RLDRAM II components in a width expansion configuration.
Notes to Figure:
- Use external differential termination on DK/DK#.
- Use FPGA parallel on-chip termination (OCT) for terminating QK/QK# and DQ on reads.
- Use RLDRAM II component on-die termination (ODT) for terminating DQ and DM on writes.
- Use external dual 200 Ω differential termination.
- Use external discrete termination at the trace split of the balanced T or Y topology.
-
Use external discrete termination at the trace split of the balanced T or Y topology, but you may require a pull-up resistor to VDD as an alternative option. Refer to the RLDRAM II device data sheet for more information about RLDRAM II power-up sequencing.