Visible to Intel only — GUID: hco1416490932598
Ixiasoft
Visible to Intel only — GUID: hco1416490932598
Ixiasoft
1.2.6. PLLs and Clock Networks
For example, you can build simple DDR slow-speed interfaces that typically require only two clocks: system and write. You can then use the rising and falling edges of these two clocks to derive four phases (0°, 90°, 180°, and 270°). However, as clock speeds increase, the timing margin decreases and additional clocks are required, to optimize setup and hold and meet timing. Typically, at higher clock speeds, you need to have dedicated clocks for resynchronization, and address and command paths.
Intel® FPGA memory interface IP uses one PLL, which generates the various clocks needed in the memory interface data path and controller, and provides the required phase shifts for the write clock and address and command clock. The PLL is instantiated when you generate the Intel® FPGA memory IPs.
By default, the memory interface IP uses the PLL to generate the input reference clock for the DLL, available in all supported device families. This method eliminates the need of an extra pin for the DLL input reference clock.
The input reference clock to the DLL can come from certain input clock pins or clock output from certain PLLs.
For the actual pins and PLLs connected to the DLLs, refer to the External Memory Interfaces chapter of the relevant device family handbook.
You must use the PLL located in the same device quadrant or side as the memory interface and the corresponding dedicated clock input pin for that PLL, to ensure optimal performance and accurate timing results from the Intel® Quartus® Prime software.
The input clock to the PLL can fan out to logic other than the PHY, so long as the clock input pin to the PLL is a dedicated input clock path, and you ensure that the clock domain transfer between UniPHY and the core logic is clocked by the reference clock going into a global clock.
Section Content
Number of PLLs Available in Intel Device Families
Number of Enhanced PLL Clock Outputs and Dedicated Clock Outputs Available in Intel Device Families
Number of Clock Networks Available in Intel Device Families
Clock Network Usage in UniPHY-based Memory Interfaces—DDR2 and DDR3 SDRAM (1) (2)
Clock Network Usage in UniPHY-based Memory Interfaces—RLDRAM II, and QDR II and QDR II+ SRAM
PLL Usage for DDR, DDR2, and DDR3 SDRAM Without Leveling Interfaces
PLL Usage for DDR3 SDRAM With Leveling Interfaces