Visible to Intel only — GUID: zhd1506359193302
Ixiasoft
1.2.2.1.1. Device Selection Section
1.2.2.1.2. Power Rail Data and Configuration Section
1.2.2.1.3. Meeting Target Impedance when Entering 0 A into the PDN Tool
1.2.2.1.4. Dealing with Multiple Shared Power Supply Pin Types
1.2.2.1.5. VRM Data Section
1.2.2.1.6. Rail Group Summary Section
1.2.2.1.7. VRM Impedance Section
1.2.2.1.8. BGA Via Section
1.2.2.1.9. Plane Section
1.2.2.1.10. Spreading Section
1.2.2.1.11. Implementing Split Planes
1.2.2.1.12. FEFFECTIVE Section
1.2.2.1.13. Decoupling Section
1.2.2.1.14. Results Summary Section
1.2.2.1.15. Recommended Flow for Deriving Decoupling for an FPGA System using the System_Decap Tab
Visible to Intel only — GUID: zhd1506359193302
Ixiasoft
1.3.2.3. VRM Impedance
The PDN tool has default Library R and L models for VRM Impedance.
If a VRM model is available from the vendor, you can select the Custom option to replace the default values by directly overriding the new values.
Figure 27. VRM Impedance
Note: The single R and L assumption in the tool is for 1-phase single VRM. For multi-phase VRM usage, the simplest method for rough estimation is to divide the default numbers by the number of phases. For example, if the default values for a single switcher and four-phase VRM are R = 1 mΩ and L = 20 nH, then you can estimate the final values as R = 0.25 mΩ and L = 5 nH. Make note of how many phases of VRM you use in each PDN design. The tool may recommend bulk cap solutions that are significantly different.