Visible to Intel only — GUID: ile1506381119560
Ixiasoft
1.2.2.1.1. Device Selection Section
1.2.2.1.2. Power Rail Data and Configuration Section
1.2.2.1.3. Meeting Target Impedance when Entering 0 A into the PDN Tool
1.2.2.1.4. Dealing with Multiple Shared Power Supply Pin Types
1.2.2.1.5. VRM Data Section
1.2.2.1.6. Rail Group Summary Section
1.2.2.1.7. VRM Impedance Section
1.2.2.1.8. BGA Via Section
1.2.2.1.9. Plane Section
1.2.2.1.10. Spreading Section
1.2.2.1.11. Implementing Split Planes
1.2.2.1.12. FEFFECTIVE Section
1.2.2.1.13. Decoupling Section
1.2.2.1.14. Results Summary Section
1.2.2.1.15. Recommended Flow for Deriving Decoupling for an FPGA System using the System_Decap Tab
Visible to Intel only — GUID: ile1506381119560
Ixiasoft
1.3.2.7. FEFFECTIVE and Decoupling Result Summary
The following figure shows final decoupling recommendations based on the inputs in the tool. However, even though ZPDN meets the ZTARGET up to FEFFECTIVE, the number of capacitors, 301, are not suitable for the real design. Refer to the Optimization Method section for details about optimizing your results.
Figure 33. Decoupling Results Summary