Visible to Intel only — GUID: wzs1468626256764
Ixiasoft
1.2.2.1.1. Device Selection Section
1.2.2.1.2. Power Rail Data and Configuration Section
1.2.2.1.3. Meeting Target Impedance when Entering 0 A into the PDN Tool
1.2.2.1.4. Dealing with Multiple Shared Power Supply Pin Types
1.2.2.1.5. VRM Data Section
1.2.2.1.6. Rail Group Summary Section
1.2.2.1.7. VRM Impedance Section
1.2.2.1.8. BGA Via Section
1.2.2.1.9. Plane Section
1.2.2.1.10. Spreading Section
1.2.2.1.11. Implementing Split Planes
1.2.2.1.12. FEFFECTIVE Section
1.2.2.1.13. Decoupling Section
1.2.2.1.14. Results Summary Section
1.2.2.1.15. Recommended Flow for Deriving Decoupling for an FPGA System using the System_Decap Tab
Visible to Intel only — GUID: wzs1468626256764
Ixiasoft
1.2.2.1.11. Implementing Split Planes
Each group of power rails shares the same regulator. Therefore, separate power rail groups have separate regulators. However, they might share the same power plane layer (but separate power islands with different dimensions). Alternatively, each power rail group can be located on a different power plane layer.
- If the regulator groups share the same power plane, select the same Layer Number under BGA Via in the System-Decap tab.
Figure 10. Set the Layer Number
- Perform these steps in the Stackup tab:
- Complete the Stackup Data table.
- Click Import Geometries.
Figure 11. Complete the Stackup Data Table
- Perform these steps in the Plane_Cap tab:
- Specify the dimensions of the area allocated to each regulator group.
- Change the import target from All to the group ID.
- Click Import Plane R&C.
Figure 12. Import the Plane R&C