Visible to Intel only — GUID: fyq1506100133305
Ixiasoft
1.2.2.1.1. Device Selection Section
1.2.2.1.2. Power Rail Data and Configuration Section
1.2.2.1.3. Meeting Target Impedance when Entering 0 A into the PDN Tool
1.2.2.1.4. Dealing with Multiple Shared Power Supply Pin Types
1.2.2.1.5. VRM Data Section
1.2.2.1.6. Rail Group Summary Section
1.2.2.1.7. VRM Impedance Section
1.2.2.1.8. BGA Via Section
1.2.2.1.9. Plane Section
1.2.2.1.10. Spreading Section
1.2.2.1.11. Implementing Split Planes
1.2.2.1.12. FEFFECTIVE Section
1.2.2.1.13. Decoupling Section
1.2.2.1.14. Results Summary Section
1.2.2.1.15. Recommended Flow for Deriving Decoupling for an FPGA System using the System_Decap Tab
Visible to Intel only — GUID: fyq1506100133305
Ixiasoft
1.3.1.2.1. Using a Custom Dielectric Material
- Click the Library tab, then enter the Er value for Custom 1 or Custom 2 as necessary.
Figure 24. Er Value for Custom Dielectric Material
- Click the Stackup tab, then select either Custom 1 or Custom 2 from the drop-down menu.
- Click Construct Stackup, then click Yes in the confirmation dialog box.