Visible to Intel only — GUID: joc1409523016121
Ixiasoft
1.2.2.1.1. Device Selection Section
1.2.2.1.2. Power Rail Data and Configuration Section
1.2.2.1.3. Meeting Target Impedance when Entering 0 A into the PDN Tool
1.2.2.1.4. Dealing with Multiple Shared Power Supply Pin Types
1.2.2.1.5. VRM Data Section
1.2.2.1.6. Rail Group Summary Section
1.2.2.1.7. VRM Impedance Section
1.2.2.1.8. BGA Via Section
1.2.2.1.9. Plane Section
1.2.2.1.10. Spreading Section
1.2.2.1.11. Implementing Split Planes
1.2.2.1.12. FEFFECTIVE Section
1.2.2.1.13. Decoupling Section
1.2.2.1.14. Results Summary Section
1.2.2.1.15. Recommended Flow for Deriving Decoupling for an FPGA System using the System_Decap Tab
Visible to Intel only — GUID: joc1409523016121
Ixiasoft
1.2.2.1.15. Recommended Flow for Deriving Decoupling for an FPGA System using the System_Decap Tab
To use the System_Decap tab, perform the following steps:
- Select the appropriate device family or device.
- Set up the stack up information in the Stackup tab.
- Select the decoupling scheme.
The tool updates the power rail connection configuration to the scheme recommended in the Pin Connection Guidelines.
- Ensure that the following default parameters match your system, and make the necessary changes such as:
- power rail configuration
- relativity of power rails within the same power group
- power group layer
- number of power/ground Via pairs
- DC voltage supply for VRM module
- decoupling cap location
- Enter the projected current consumption of each power rail.
If you applied the Custom setting, refer to BGA Via Section, Plane Section, or Spreading Section to enter your values.