Visible to Intel only — GUID: uam1494223052095
Ixiasoft
1. HDMI Intel® FPGA IP Design Example Quick Start Guide for Intel® Arria® 10 Devices
2. HDMI 2.1 Design Example (Support FRL = 1)
3. HDMI 2.0 Design Example (Support FRL = 0)
4. HDCP Over HDMI 2.0/2.1 Design Example
5. HDMI Intel® Arria® 10 FPGA IP Design Example User Guide Archives
6. Revision History for HDMI Intel® Arria® 10 FPGA IP Design Example User Guide
2.1. HDMI 2.1 RX-TX Retransmit Design Block Diagram
2.2. Creating RX-Only or TX-Only Designs
2.3. Hardware and Software Requirements
2.4. Directory Structure
2.5. Design Components
2.6. Dynamic Range and Mastering (HDR) InfoFrame Insertion and Filtering
2.7. Design Software Flow
2.8. Running the Design in Different FRL Rates
2.9. Clocking Scheme
2.10. Interface Signals
2.11. Design RTL Parameters
2.12. Hardware Setup
2.13. Simulation Testbench
2.14. Design Limitations
2.15. Debugging Features
2.16. Upgrading Your Design
3.1. HDMI 2.0 RX-TX Retransmit Design Block Diagram
3.2. Hardware and Software Requirements
3.3. Directory Structure
3.4. Design Components
3.5. Dynamic Range and Mastering (HDR) InfoFrame Insertion and Filtering
3.6. Clocking Scheme
3.7. Interface Signals
3.8. Design RTL Parameters
3.9. Hardware Setup
3.10. Simulation Testbench
3.11. Upgrading Your Design
Visible to Intel only — GUID: uam1494223052095
Ixiasoft
5. HDMI Intel® Arria® 10 FPGA IP Design Example User Guide Archives
IP versions are the same as the Intel® Quartus® Prime Design Suite software versions up to 19.1. From Intel® Quartus® Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme.
If an IP core version is not listed, the user guide for the previous IP core version applies.
Intel® Quartus® Prime Version | IP Core Version | User Guide |
---|---|---|
21.3 | 19.6.0 | HDMI Intel Arria 10 FPGA IP Design Example User Guide |
20.3 | 19.5.0 | HDMI Intel Arria 10 FPGA IP Design Example User Guide |
20.1 | 19.4.0 | HDMI Intel Arria 10 FPGA IP Design Example User Guide |
19.4 | 19.3.0 | HDMI Intel Arria 10 FPGA IP Design Example User Guide |
18.1 | 18.1 | HDMI Intel Arria 10 FPGA IP Design Example User Guide |
17.1 | 17.1 | Intel HDMI IP Design Example User Guide for Intel Arria 10 Devices |
17.0 | 17.0 | Intel Arria 10 HDMI IP Core Design Example User Guide |
16.1 | 16.1 | HDMI IP Core Design Example User Guide |