HDMI Intel® Arria 10 FPGA IP Design Example User Guide

ID 683156
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1. HDMI 2.0 RX-TX Retransmit Design Block Diagram

The HDMI 2.0 RX-TX retransmit design example demonstrates parallel loopback on simplex channel mode for HDMI Intel® FPGA IP.
Figure 20. HDMI RX-TX Retransmit Block Diagram ( Intel® Quartus® Prime Pro Edition)
Figure 21. HDMI RX-TX Retransmit Block Diagram ( Intel® Quartus® Prime Standard Edition)