Visible to Intel only — GUID: vlw1718265089107
Ixiasoft
1. Quick Start Guide
2. 10M/100M/1G Ethernet Design Example
3. 1G/2.5G Ethernet Design Example with IEEE 1588v2 Feature
4. 2.5G Ethernet Design Example
5. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example
6. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example with IEEE 1588 Design Example
7. Interface Signals Description
8. Configuration Registers Description
9. Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs Archives
10. Document Revision History for the Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs
Visible to Intel only — GUID: vlw1718265089107
Ixiasoft
5.7. Configuration Registers
You can access the 32-bit configuration registers of the design components through the Avalon® memory-mapped interface.
Byte Offset | Block |
---|---|
0x00_0000 | Reserved |
0x00_4000 | Reserved |
Channel 0 | |
0x01_0000 | MAC |
0x01_8000 | PHY |
0x0030_0000 | Direct PHY Reconfiguration |
Channel 1 | |
0x02_0000 | MAC |
0x02_8000 | PHY |
0x0040_0000 | Direct PHY Reconfiguration |
Traffic Controller | |
0x10_0000 | Traffic Controller |