Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs

ID 813665
Date 7/08/2024
Public
Document Table of Contents

3.5. Interface Signals

Figure 14. Interface Signals of the 1G/2.5G Ethernet Design Examples with IEEE 1588v2 Feature