Visible to Intel only — GUID: rsg1709605154242
Ixiasoft
1. Quick Start Guide
2. 10M/100M/1G Ethernet Design Example
3. 1G/2.5G Ethernet Design Example with IEEE 1588v2 Feature
4. 2.5G Ethernet Design Example
5. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example
6. 10M/100M/1G/2.5G/5G/10G (USXGMII) Ethernet Design Example with IEEE 1588 Design Example
7. Interface Signals Description
8. Configuration Registers Description
9. Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs Archives
10. Document Revision History for the Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs
Visible to Intel only — GUID: rsg1709605154242
Ixiasoft
3.3.1. Design Components
Component | Description |
---|---|
LL 10GbE MAC | The Low Latency Ethernet 10G MAC Intel® FPGA IP with the following configuration:
|
PHY | The 1G/2.5G/5G/10G Multirate Ethernet PHY Intel® FPGA IP with the following configuration:
|
GTS Reset Sequencer | Resets the transceiver. |
Address Decoder | Decodes the addresses of the components. |
System PLL | Supports system PLL clocking mode for Direct PHY. |
Design Components for the IEEE 1588v2 Feature | |
Time of Day Clock | The TOD for each channel. |
TOD Synchronizer | Synchronizes the master TOD to all local TODs. |
Ethernet Packet Classifier | Decodes the packet type of incoming PTP packets and returns the decoded information to the Low Latency Ethernet 10G MAC Intel® FPGA IP. |