Low Latency Ethernet 10G MAC Intel® FPGA IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs

ID 813665
Date 7/08/2024
Public
Document Table of Contents

4.3.2. Clocking Scheme

Figure 16. Clocking Scheme for 2.5G Ethernet Design Example