Visible to Intel only — GUID: ooo1629314386375
Ixiasoft
A.1. Board Overview
A.2. Agilex™ 7 FPGA I-Series
A.3. PCIe* and CXL Interfaces
A.4. MCIO Connector
A.5. MCIO Cable Assembly Information
A.6. Network Interfaces
A.7. Port Controller
A.8. FPGA Configuration
A.9. Supported Configuration Modes
A.10. Memory Interfaces
A.11. I2C
A.12. Clock Circuits
A.13. System Power
A.14. Temperature Monitoring
A.15. Mechanical Requirements
A.16. Board Thermal Requirements
A.17. Board Operating Conditions
A.18. Over Temperature Warning LED
Visible to Intel only — GUID: ooo1629314386375
Ixiasoft
A.13.3. Power Sequence
Agilex™ 7 FPGA requires proper power-up sequencing.
For more details on the power sequencing groups, refer to Table: Voltage Rails Group in the Agilex™ 7 Power Management User Guide.
For more information on the connection guidelines, refer to the Agilex™ 7 Device Family Pin Connection Guidelines.
Figure 47. Power Sequence