Visible to Intel only — GUID: djk1629133608298
Ixiasoft
A.1. Board Overview
A.2. Agilex™ 7 FPGA I-Series
A.3. PCIe* and CXL Interfaces
A.4. MCIO Connector
A.5. MCIO Cable Assembly Information
A.6. Network Interfaces
A.7. Port Controller
A.8. FPGA Configuration
A.9. Supported Configuration Modes
A.10. Memory Interfaces
A.11. I2C
A.12. Clock Circuits
A.13. System Power
A.14. Temperature Monitoring
A.15. Mechanical Requirements
A.16. Board Thermal Requirements
A.17. Board Operating Conditions
A.18. Over Temperature Warning LED
Visible to Intel only — GUID: djk1629133608298
Ixiasoft
A.3. PCIe* and CXL Interfaces
The Agilex™ 7 FPGA I-Series Development Kit supports two PCIe* /CXL Gen5 x16 interfaces using two out of the FPGA's three R-tiles, refer to Board Diagram.
- One R-tile (14C) supports PCIe* /CXL x16 connecting to the development kit's PCIe* edge connector. This interface supports x1, x4, x8, and x16 PCIe* Endpoint or CXL Endpoint.
- One R-tile (15C) connects to two 74-pin MCIO connectors that can be used as a CXL or PCIe* x16 interface in the Endpoint or Root Port mode. The MCIO connectors also carry SMBus/I2C, clock, and GPIO signals.
Note: To activate the CXL hard IP and receive CXL soft R-Tile Wrapper and Soft Support logic, purchase or activation of a separate CXL IP license is required for proper use with the Quartus® Prime Design Software. Contact your local Intel® sales representative for pricing details. To activate a free-of-charge 30- or 60-days trial IP license, please contact your local Intel® sales representative.