Visible to Intel only — GUID: kbq1637305839561
Ixiasoft
A.1. Board Overview
A.2. Agilex™ 7 FPGA I-Series
A.3. PCIe* and CXL Interfaces
A.4. MCIO Connector
A.5. MCIO Cable Assembly Information
A.6. Network Interfaces
A.7. Port Controller
A.8. FPGA Configuration
A.9. Supported Configuration Modes
A.10. Memory Interfaces
A.11. I2C
A.12. Clock Circuits
A.13. System Power
A.14. Temperature Monitoring
A.15. Mechanical Requirements
A.16. Board Thermal Requirements
A.17. Board Operating Conditions
A.18. Over Temperature Warning LED
Visible to Intel only — GUID: kbq1637305839561
Ixiasoft
4.2.2. The Configure Menu
Use the Configure Menu to select the design you want to use. Each design example tests different functionality that corresponds to one or more application tabs.
Figure 18. The Configure Menu (Power Solution 2)This diagram applies to DK-DEV-AGI027RBES and DK-DEV-AGI027-RA.
Figure 19. The Configure Menu (Power Solution 1)This diagram applies to DK-DEV-AGI027RES and DK-DEV-AGI027R1BES.
To configure the FPGA with a test system design, follow these steps:
- On the Configure menu, click the Configure command that corresponds to the functionality you wish to test.
- In the dialog box that appears, click Configure to download the corresponding design's SRAM Object File (.sof) to the FPGA. The download process usually takes less than a minute.
- When configuration finishes, the design begins running in the FPGA. The corresponding GUI application tabs that interface with the design are now enabled. If you use the Quartus® Prime Programmer for configuration, instead of the BTS GUI, you might need to restart the GUI.