L- and H-Tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCI Express* User Guide

ID 683111
Date 10/27/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.4. Intel Defined VSEC Capability Header

The figure below shows the address map and layout of the Intel defined VSEC Capability.
Figure 68. Vendor-Specific Extended Capability Address Map and Register Layout
Table 56.   Intel-Defined VSEC Capability Header - 0xB80

Bits

Register Description

Default Value

Access

[31:20] Next Capability Pointer: Value is the starting address of the next Capability Structure implemented. Otherwise, NULL. Variable RO

[19:16]

Version. PCIe specification defined value for VSEC version. 1

RO

[15:0]

PCI Express Extended Capability ID. PCIe specification defined value for VSEC Capability ID. 0x000B

RO