L- and H-Tile Avalon® Streaming and Single Root I/O Virtualization (SR-IOV) Intel® FPGA IP for PCI Express* User Guide

ID 683111
Date 10/27/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.9. Correctable Internal Error Mask Register

Table 65.  Correctable Internal Error Status Register - 0xBBCThe Correctable Internal Error Status register controls which errors are forwarded as Internal Correctable Errors.

Bits

Register Description

Reset Value

Access

[31:12]

Reserved.

0

RO

[11] Mask for correctable ECC error status for Config RAM. 0 RWS
[10] Mask for correctable ECC error status for Retry Buffer. 1 RWS
[9] Mask for correctable ECC error status for Retry Start of TLP RAM. 1 RWS
[8] Reserved. 0 RO
[7] Reserved. 0 RO
[6] Mask for internal Error reported by FPGA. 0 RWS

[5]

Reserved

0

RO

[4]

Mask for PHY Gen3 SKP Error.

1

RWS

[3] Mask for correctable ECC error status for RX Buffer Header RAM #2. 1

RWS

[2] Mask for correctable ECC error status for RX Buffer Header RAM #1. 1

RWS

[1]

Mask for correctable ECC error status for RX Buffer Data RAM #.

1

RWS

[0]

Mask for correctable ECC error status for RX Buffer Data RAM #1.

1

RWS