Visible to Intel only — GUID: mnb1678675851593
Ixiasoft
6.5. Data and Instruction Cache
Nios® II/f and Nios® V/g processors support cache.
Cache | Nios® V/g Processor | Nios® II/f Processor |
---|---|---|
Instruction Cache |
|
|
Data Cache |
|
|
Cache Bypass Method | Peripheral Regions |
|
The processors use the peripheral regions to define non-cacheable address space for peripherals such as UART, PIO, DMA, and others. Both Nios® II/f and Nios® V/g processors support peripheral regions. Nios® V/g processor supports two separate peripheral regions, and Nios® II/f processor supports only one.
- For Nios® II/f processor (with caches enabled), it is optional to use a peripheral region when using peripherals.
- For Nios® V/g processor, you must place your peripherals in a peripheral region. Failure to do so can cause the processor system to malfunction.
If you do not define the peripherals regions, Platform Designer prompts the following warning message:
No peripheral regions have been defined. If your design contains any peripherals such as UART, PIO, DMA, etc, they must be placed within a peripheral region.
3 Nios® V/g processor requires a minimum allocation of 1KB cache size.
4 You can disable the cache in the Nios® II/f processor.