Visible to Intel only — GUID: smq1660846385142
Ixiasoft
1. Overview
2. Getting Started
3. Development Kit Setup
4. Board Test System
5. Development Kit Hardware and Configuration
6. Custom Projects for the Development Kit
7. Document Revision History for the Agilex™ 7 FPGA F-Series (2 × F-Tiles) Development Kit User Guide
A. Development Kit Components
B. Developer Resources
C. Safety and Regulatory Compliance Information
A.1. Board Overview and Components
A.2. FPGA Configuration
A.3. Default Switch and Jumper Settings
A.4. Input and Output Components
A.5. Components and Interfaces
A.6. I2C
A.7. MAX® 10 SPI Bus
A.8. Clock Circuits
A.9. HPS Daughter Card
A.10. System Power
A.11. Power Guidelines
A.12. Power Distribution System
A.13. Power Measurement
A.14. Thermal Limitations and Protection
Visible to Intel only — GUID: smq1660846385142
Ixiasoft
A.7. MAX® 10 SPI Bus
The MAX® 10 device uses the SPI bus for reading telemetry information from the Analog Devices LTC3888* VCC core controller.
Schematic Signal Name | FPGA Pin Number | I/O Standard | Description |
---|---|---|---|
LTC_1V8_SDI | L2 | 1.8 V CMOS | SPI data |
LTC_1V8_SCK | N2 | 1.8 V CMOS | SPI clock |
LTC_1V8_SPI_ERRn | M1 | 1.8 V CMOS | SPI error status |
LTC_1V8_SCSn | P1 | 1.8 V CMOS | SPI chip select |