Visible to Intel only — GUID: rlg1599643986205
Ixiasoft
Visible to Intel only — GUID: rlg1599643986205
Ixiasoft
3.2.5.1.1. Daisy Chain
The I/O column provides a single physical Avalon memory-mapped interface. All IPs in the I/O column that require Avalon memory-mapped interface access the same physical Avalon memory-mapped interface. The system-level RTL for the column reflects this resource limitation by using a daisy chain to connect all dynamically reconfigurable IPs in an I/O column.
The PHY Lite for Parallel Interfaces Intel® Stratix® 10 FPGA IP exposes a 31-bit Avalon memory-mapped address, followed by a 4-bit interface ID. These bits are only required for the daisy chain arbitration in RTL simulation, so they are not synthesized during compilation. If only one interface is addressed from the IP, it is sufficient to connect these bits as the interface’s ID.
Notice that all core controllers must go through the arbitration logic that you created in the core logic to connect to an interface on the daisy chain. The end of the daisy chain should have its master output interface tied to 0.