Visible to Intel only — GUID: azt1567613460313
Ixiasoft
1. Getting Started
2. Development Kit Overview
3. Power Up the Development Kit
4. Board Test System (BTS)
5. Development Kit Hardware and Configuration
6. Document Revision History for Intel® Stratix® 10 DX FPGA Development Kit User Guide
A. Development Kit Components
B. Safety and Regulatory Information
C. Compliance and Conformity Information
A.1. Components Overview
A.2. Power, Thermal, and Mechanical Considerations
A.3. Clock Circuits
A.4. Memory Interface
A.5. PCIe Interface
A.6. UPI Interface
A.7. Transceiver Signals: PCIe and UPI Interface
A.8. SlimSAS Connector
A.9. QSFP Network Interface
A.10. I2C Interface
A.11. QSPI Flash Memory
Visible to Intel only — GUID: azt1567613460313
Ixiasoft
3. Power Up the Development Kit
The Intel® Stratix® 10 DX FPGA development kit is designed to operate in two modes:
- As a PCIe* add-in card
- Bench-top mode
Note: When operating as a PCIe* add-in card, the board does not power on unless power is supplied to J42.
In Bench-top mode, you must supply the board with 240 W of power supply connected to the power connector J42.
This development kit ships with its switches preconfigured to support the design examples in the kit. If you suspect that your board may not be correctly configured with the default settings, refer to the Default Switch and Jumper Settings section of this chapter.
Follow these instructions:
- Connect the supplied power supply to an outlet and the DC Power Jack (J42) on the FPGA board.
Note: Use only the supplied power supply. Power regulation circuits on the board can be damaged by power supplies with greater voltage.
- Set the power switch (SW31) to the ON position.
Note: The standby powers are always present as soon as the AUX power is applied to J42. Use power switch SW31 to start the board.