F-Tile Dynamic Reconfiguration Design Example User Guide

Download PDF
ID 710582
Date 11/04/2024
Public
Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. Detailed Description for CPRI Multirate Design Example 3. Detailed Description for Ethernet Multirate Design Example 4. Detailed Description for Ethernet Multirate Design Example with Auto-Negotiation and Link Training Enabled 5. Detailed Description for PMA/FEC Direct PHY Multirate Design Example 6. Detailed Description for Ethernet to CPRI Design Example 7. F-Tile Dynamic Reconfiguration Design Example User Guide Archives 8. Document Revision History for the F-Tile Dynamic Reconfiguration Design Example User Guide
1. Quick Start Guide x
1.1. Hardware and Software Requirements 1.2. Generating the Design 1.3. Directory Structure 1.4. Compiling the Compilation-Only Project 1.5. Simulating the Design Example Testbench 1.6. Compiling and Configuring the Design Example in Hardware 1.7. Testing the Hardware Design Example
1.2. Generating the Design x
1.2.1. CPRI Multirate Design Example Parameters 1.2.2. Ethernet Multirate Design Example Parameters 1.2.3. PMA/FEC Direct PHY Multirate Design Example Parameters 1.2.4. Ethernet to CPRI Design Example Parameters
2. Detailed Description for CPRI Multirate Design Example x
2.1. CPRI Multirate Design Example: Functional Description 2.2. CPRI Multirate Design Example: Registers
2.1. CPRI Multirate Design Example: Functional Description x
2.1.1. CPRI Multirate Design Example: Simulation Testbench 2.1.2. CPRI Multirate Hardware Design Example 2.1.3. CPRI Multirate Design Example: Reset Scheme
3. Detailed Description for Ethernet Multirate Design Example x
3.1. Ethernet Multirate Design Example: Functional Description 3.2. Ethernet Multirate Design Example: Registers
3.1. Ethernet Multirate Design Example: Functional Description x
3.1.1. Ethernet Multirate Design Example: Simulation Testbench 3.1.2. Ethernet Multirate Hardware Design Example 3.1.3. Ethernet Multirate Design Example: Reset Scheme
4. Detailed Description for Ethernet Multirate Design Example with Auto-Negotiation and Link Training Enabled x
4.1. Ethernet Multirate Design Example with AN/LT Enabled: Functional Description
4.1. Ethernet Multirate Design Example with AN/LT Enabled: Functional Description x
4.1.1. AN/LT with Dynamic Reconfiguration Design Example Enhancement: User Logic 4.1.2. Ethernet Multirate Design Example with AN/LT Enabled: Simulation Testbench 4.1.3. Ethernet Multirate Hardware Design Example with AN/LT Enabled
4.1.1. AN/LT with Dynamic Reconfiguration Design Example Enhancement: User Logic x
4.1.1.1. Interfaces 4.1.1.2. Theory of Operation 4.1.1.3. Using Main.cpp file in User Logic 4.1.1.4. User Logic Modes 4.1.1.5. Hardware Testing in Suspend Mode 4.1.1.6. Simulation Testing in Suspend Mode
4.1.3. Ethernet Multirate Hardware Design Example with AN/LT Enabled x
4.1.3.1. Ethernet Multirate Design Example with AN/LT Enabled: Reset Scheme
5. Detailed Description for PMA/FEC Direct PHY Multirate Design Example x
5.1. PMA/FEC Direct PHY Multirate Design Example: Functional Description 5.2. PMA/FEC Direct PHY Multirate Design Example: Registers
5.1. PMA/FEC Direct PHY Multirate Design Example: Functional Description x
5.1.1. PMA/FEC Direct PHY Multirate Design Example: Simulation Testbench 5.1.2. PMA/FEC Direct PHY Multirate Hardware Design Example 5.1.3. PMA/FEC Direct Multirate Design Example: Reset Scheme
6. Detailed Description for Ethernet to CPRI Design Example x
6.1. Ethernet to CPRI Design Example: Functional Description 6.2. Ethernet to CPRI Design Example: Registers
6.1. Ethernet to CPRI Design Example: Functional Description x
6.1.1. Ethernet to CPRI Dynamic Reconfiguration Design Example: Simulation Testbench 6.1.2. Ethernet to CPRI Dynamic Reconfiguration Hardware Design Example 6.1.3. Ethernet to CPRI Dynamic Reconfiguration Design Example: Reset Scheme
1. Quick Start Guide
2. Detailed Description for CPRI Multirate Design Example
3. Detailed Description for Ethernet Multirate Design Example
4. Detailed Description for Ethernet Multirate Design Example with Auto-Negotiation and Link Training Enabled
5. Detailed Description for PMA/FEC Direct PHY Multirate Design Example
6. Detailed Description for Ethernet to CPRI Design Example
7. F-Tile Dynamic Reconfiguration Design Example User Guide Archives
8. Document Revision History for the F-Tile Dynamic Reconfiguration Design Example User Guide

3.1.2. Ethernet Multirate Hardware Design Example

Figure 16. Ethernet Multirate Hardware Design Example Block Diagram for 25GE-1 Base Variant
Figure 17. Ethernet Multirate Hardware Design Example Block Diagram for 25GE-1 with PTP Base Variant
Figure 18. Ethernet Multirate Hardware Design Example Block Diagram for 100GE-4 Base Variant
Figure 19. Ethernet Multirate Hardware Design Example Block Diagram for 100GE-4 with PTP Base Variant
Figure 20. Ethernet Multirate Hardware Design Example Block Diagram for 400GE-8 Base Variant
Figure 21. Ethernet Multirate Hardware Design Example Block Diagram for 400GE-4 FHT Base Variant
Figure 22. Ethernet Multirate Hardware Design Example Block Diagram for 400GE-8 with PTP Base Variant

In the hardware design example, the reset, status, and control signals from packet clients, F-Tile Ethernet Multirate Intel® FPGA IP, and F-Tile Dynamic Reconfiguration Suite Intel® FPGA IP in the example design are connected to In-System Sources and Probes IPs (ISSP). The hardware test scripts open service to the ISSP to read and drive the values. A JTAG host is instantiated to access the Avalon® memory-mapped interfaces.

The hardware design example executes the dynamic reconfiguration transition process, check the DUT IP status, clear the MAC statistics before sending 16 packets, and lastly display the MAC statistics.

The table below summarizes the supported modes for F-Tile Ethernet Dynamic Reconfiguration Hardware Example Design for PTP/Non PTP Variants.
Table 10.  F-Tile Ethernet Dynamic Reconfiguration Hardware Example Design for PTP/Non PTP Variants
Base Variant (Startup IP/Mode) Hardware Support Target Variants PTP mode
25G-1 Yes

25G

10G

 -
25G-1 with PTP Yes 25G PTP

10G PTP

 Advanced
100G-4 Yes 100G-4 with RS-FEC

100G-4

100G-2 RS-FEC

2×50G-1 with RS-FEC

4×25G-1 with RS-FEC

4×25G-1

 -
100G-4 with PTP Yes 100G-4 with RS-FEC and PTP

100G-4 with PTP

100G-2 with RS-FEC and PTP

2×50G-1 with RS-FEC and PTP

4×25G-1 with RS-FEC and PTP

4×25G-1 with PTP

 Basic
400G-8 Yes 400G-8 with RS-FEC

2x200G-4 with RS-FEC

4x100G-2 with RS-FEC

 -
400G-8 with PTP Yes 400G-8 with RS-FEC and PTP

2x200G-4 with RS-FEC and PTP

4x100G-2 RS-FEC with PTP

 Advanced
FHT 400G-4 Yes FHT 400G-4 with RS-FEC

FHT 1x200G-4 with RS-FEC

FHT 2x200G-2 with RS-FEC

FHT 2x100G-2 with RS-FEC

FHT 4x100G-1 RS-FEC

 -

Additional steps required to run the PTP enabled designs in hardware:

The hardware test design contains a hwtest subdirectory that contains .tcl scripts for dynamic reconfiguration.
  1. For PTP enabled designs using Advance Accuracy Mode (i.e. 25GE-1 with RSFEC and PTP and 400G-8 with RSFEC and PTP), you must generate the routing delay information first before you run the main_script.tcl.
    • For the steps required to generate this routing delay information, refer to Routing Delay Adjustment for Advanced Timestamp Accuracy Mode in F-tile Ethernet Intel FPGA Hard IP User Guide.
    • Refer to steps 6b and 6c in the Hardware Design Example of F-tile Ethernet Intel FPGA Hard IP Design Example User Guide to add the external module and board trace value.
  2. For PTP enabled designs that target the Agilex™ 7 I-Series Transceiver-SoC Development Kit, the master TOD clock is sourced from U19, OUT1. You must program the OUT1 clock from the default of 166.6Mhz to the required 125Mhz frequency using the development kit's clock controller GUI. For designs which do not use PTP but target the Agilex™ 7 I-Series Transceiver-SoC Development kit, the default clock settings are sufficient and this step is not required.

For more information to test the design example in hardware, refer to Testing the Hardware Design Example.

Related Information
Level Two Title