External Memory Interfaces Intel® Agilex™ FPGA IP User Guide

ID 683216
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.23. niosreserve0

address=68(32 bit)

Field Bit High Bit Low Description Access
nios_reserve0 15 0 Indicates interface width. Read